index
:
~funfunctor/mesa
ARB_parallel_shader_compile
ARB_query_buffer_object-radeonsi
KHR_robustness-radeonsi
KHR_robustness-radeonsi2
R600_DEBUG_rename
clSetCommandQueueProperty
clover-image-support
clover-image-support-enabled
master
radv-doom2016
radv-wip-doom-wine
shader-cache-radeonsi5
Mesa3D repository; personal mesa3D branches.
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
Files
Lines
2017-04-17
android: amd/addrlib: trivial fix for gfx9 support
HEAD
master
Mauro Rossi
1
-0
/
+2
2017-04-16
nir: Add GLSL_TYPE_[U]INT64 to some switch statements
Jason Ekstrand
2
-0
/
+4
2017-04-17
gallium/radeon: always flush asynchronously and wait after begin_new_cs
Marek Olšák
2
-4
/
+11
2017-04-17
radeonsi: remove local variable 'mod' from si_compile_tgsi_shader
Marek Olšák
1
-5
/
+2
2017-04-17
radeonsi: add si_shader_selector::vs_needs_prolog
Marek Olšák
3
-7
/
+10
2017-04-17
radeonsi: don't set VGT_GS_MODE as part of the GS state
Marek Olšák
1
-2
/
+0
2017-04-17
radeonsi: don't allow user indices with indirect draws
Marek Olšák
1
-4
/
+4
2017-04-17
radeonsi: merge two if (indirect) statements
Marek Olšák
1
-27
/
+25
2017-04-17
radeonsi: don't mark non-dirty textures with CMASK as compressed
Marek Olšák
1
-2
/
+3
2017-04-15
glsl: don't run the GLSL pre-processor when we are skipping compilation
Timothy Arceri
2
-9
/
+20
2017-04-15
glsl: delay optimisations on individual shaders when cache is available
Timothy Arceri
4
-78
/
+96
2017-04-14
anv: Add the pci_id into the shader cache UUID
Jason Ekstrand
1
-5
/
+15
2017-04-15
etnaviv: native fence fd support
Philipp Zabel
6
-6
/
+82
2017-04-14
i965: enable OpenGL 4.2 in Ivybridge
Juan A. Suarez Romero
2
-2
/
+2
2017-04-14
i965: enable ARB_shader_precision in gen7+
Samuel Iglesias Gonsálvez
1
-1
/
+1
2017-04-14
i965: enable ARB_vertex_attrib_64bit for gen7+
Juan A. Suarez Romero
1
-1
/
+1
2017-04-14
swr: Fix swr osmesa build
George Kyriazis
1
-1
/
+1
2017-04-15
etnaviv: SINGLE_BUFFER support on GC3000
Wladimir J. van der Laan
8
-28
/
+63
2017-04-15
etnaviv: Update includes from rnndb
Wladimir J. van der Laan
5
-20
/
+91
2017-04-15
etnaviv: Add chipMinorFeatures4 and 5
Wladimir J. van der Laan
2
-1
/
+15
2017-04-15
etnaviv: resolve tile status when flushing resource
Philipp Zabel
2
-0
/
+11
2017-04-15
etnaviv: stop repeatedly resolving an unchanged resource into its scanout pri...
Philipp Zabel
1
-1
/
+4
2017-04-14
swr: Add polygon stipple support
George Kyriazis
5
-9
/
+84
2017-04-14
i965: enable OpenGL 4.0 to Ivybridge/Baytrail
Samuel Iglesias Gonsálvez
2
-5
/
+6
2017-04-14
i965: enable ARB_gpu_shader_fp64 for Ivybridge/Baytrail
Samuel Iglesias Gonsálvez
1
-1
/
+1
2017-04-14
i965: Use correct VertStride on align16 instructions.
Matt Turner
1
-10
/
+34
2017-04-14
i965/vec4/dce: improve track of partial flag register writes
Samuel Iglesias Gonsálvez
1
-1
/
+1
2017-04-14
i965/vec4: don't do horizontal stride on some register file types
Samuel Iglesias Gonsálvez
1
-2
/
+5
2017-04-14
i965/vec4: Fix exec size for MOVs {SET,PICK}_{HIGH,LOW}_32BIT.
Matt Turner
1
-4
/
+12
2017-04-14
i965/vec4: use vec4_builder to emit instructions in setup_imm_df()
Samuel Iglesias Gonsálvez
2
-50
/
+50
2017-04-14
i965/vec4: consider subregister offset in live variables
Juan A. Suarez Romero
1
-2
/
+2
2017-04-14
i965/vec4: fix assert to detect SIMD lowered DF instructions in IVB
Francisco Jerez
1
-5
/
+1
2017-04-14
i965/vec4: split VEC4_OPCODE_FROM_DOUBLE into one opcode per destination's type
Samuel Iglesias Gonsálvez
7
-27
/
+60
2017-04-14
i965/vec4: split d2x conversion and data gathering from one opcode to two exp...
Samuel Iglesias Gonsálvez
2
-8
/
+1
2017-04-14
i965/vec4: fix VEC4_OPCODE_FROM_DOUBLE for IVB/BYT
Juan A. Suarez Romero
1
-7
/
+19
2017-04-14
i965/vec4: keep original type when dealing with null registers
Juan A. Suarez Romero
1
-0
/
+2
2017-04-14
i965/vec4: split DF instructions and later double its execsize in IVB/BYT
Samuel Iglesias Gonsálvez
3
-1
/
+53
2017-04-14
i965/fs: lower all non-force_writemask_all DF instructions to SIMD4 on IVB/BYT
Samuel Iglesias Gonsálvez
1
-0
/
+9
2017-04-14
i965/fs: Get 64-bit indirect moves working on IVB.
Francisco Jerez
1
-2
/
+25
2017-04-14
i965: Use source region <1,2,0> when converting to DF.
Matt Turner
2
-13
/
+28
2017-04-14
i965/fs: fix lower SIMD width for IVB/BYT's MOV_INDIRECT
Juan A. Suarez Romero
1
-3
/
+14
2017-04-14
i965/fs: fix dst stride in IVB/BYT type conversions
Juan A. Suarez Romero
1
-27
/
+41
2017-04-14
i965/fs: rename lower_d2x to lower_conversions
Samuel Iglesias Gonsálvez
4
-4
/
+4
2017-04-14
Revert "i965/fs: Don't emit SEL instructions for type-converting MOVs."
Samuel Iglesias Gonsálvez
1
-2
/
+0
2017-04-14
i965/fs: generalize the legalization d2x pass
Samuel Iglesias Gonsálvez
2
-37
/
+67
2017-04-14
i965: Use <0,2,1> region for scalar DF sources on IVB/BYT.
Matt Turner
1
-0
/
+13
2017-04-14
i965/fs: clamp exec_size when an instruction has a scalar DF source
Samuel Iglesias Gonsálvez
1
-3
/
+8
2017-04-14
i965/fs: double regioning parameters and execsize for DF in IVB/BYT
Juan A. Suarez Romero
1
-7
/
+43
2017-04-14
i965/fs: add helper to retrieve instruction execution type
Juan A. Suarez Romero
3
-5
/
+64
2017-04-14
i965: Handle IVB DF differences in the validator.
Matt Turner
1
-0
/
+24
[next]