summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-10-10intel/compiler: Fix nir_op_b2[fi] with 64-bit result on Gen8 LP and Gen9 LPHEADmasterJason Ekstrand1-5/+5
2018-10-09intel/compiler: Don't handle fsign.satIan Romanick2-23/+3
2018-10-09nir/algebraic: Simplify fsat of fsignIan Romanick1-0/+1
2018-10-09nir/algebraic: sign(x)*x*x is abs(x)*xIan Romanick1-0/+5
2018-10-09nir: Add helper functions to get the instruction that generated a nir_srcIan Romanick1-0/+23
2018-10-09svga: change svga_destroy_shader_variant() to return voidBrian Paul5-23/+6
2018-10-09meson: Don't build glsl compiler tests unless OpenGL is enabledDylan Baker2-2/+2
2018-10-09meson: Only build gallium state tracker tests with shared_glapiDylan Baker1-1/+1
2018-10-09meson: only build clapi tests when OpenGL is being builtDylan Baker2-2/+2
2018-10-09nvc0: fix blitting red to srgb8_alphaIlia Mirkin1-0/+4
2018-10-09nv50,nvc0: guard against zero-size blitsIlia Mirkin2-0/+14
2018-10-09nv50,nvc0: mark RGBX_UINT formats as renderableIlia Mirkin1-4/+4
2018-10-09radv: add missing meson c++ visibility argumentsEric Engestrom1-0/+1
2018-10-09gbm: Add GBM_FORMAT_ARGB1555 supportMichel Dänzer1-0/+4
2018-10-09st/dri: Handle BGRA5551 formatMichel Dänzer1-0/+13
2018-10-08freedreno/a5xx+a6xx: fix LRZ pitch alignmentRob Clark1-1/+1
2018-10-08freedreno/a6xx: add LRZ supportRob Clark8-132/+104
2018-10-08freedreno: update generated headersRob Clark7-38/+120
2018-10-08freedreno/a6xx: add helper for various CP_EVENT_WRITERob Clark5-38/+30
2018-10-08freedreno/a6xx: remove unused fxnsRob Clark2-19/+0
2018-10-08freedreno/a6xx: remove fd6_shader_stateobjRob Clark3-23/+10
2018-10-08glsl: fix array assignments of a swizzled vectorIlia Mirkin1-3/+10
2018-10-08radv: tidy up radv_pipeline_init_multisample_state()Samuel Pitoiset1-19/+16
2018-10-08radv: always set PA_SC_MODE_CNTL_1.OUT_OF_ORDER_WATER_MARKSamuel Pitoiset1-2/+2
2018-10-08radv: set DB_EQAA.INCOHERENT_EQAA_READSSamuel Pitoiset1-1/+1
2018-10-08i965: fallback RGBX to RGBA in glEGLImageTargetRenderbufferStorageOESChystiakov, Dmytro1-26/+37
2018-10-08glsl: do not attempt assignment if operand type not parsed correctlyTapani Pälli1-0/+6
2018-10-06util/u_queue: add UTIL_QUEUE_INIT_SET_FULL_THREAD_AFFINITYMarek Olšák4-2/+20
2018-10-06radeonsi: fix a typo at CS_PARTIAL_FLUSHMarek Olšák1-1/+1
2018-10-06ac: add ac_build_roundMarek Olšák4-6/+20
2018-10-06ac: correct PKT3_COPY_DATA definitionsMarek Olšák7-15/+22
2018-10-06ac: simplify LLVM alloca helpersMarek Olšák1-7/+4
2018-10-06ac: define all address spaces properlyMarek Olšák5-14/+16
2018-10-06gallivm: Make it possible to disable some optimization shortcuts in release b...Gert Wollny4-21/+32
2018-10-06virgl: Pass resource size and transfer offsetsTomeu Vizoso4-28/+208
2018-10-06virgl, vtest: Correct the transfer size calculationGert Wollny1-1/+3
2018-10-05util: Make xmlconfig.c build on Solaris without d_type in dirent (v2)Alan Coopersmith1-0/+8
2018-10-05radeonsi:optimizing SET_CONTEXT_REG for shaders vgt_vertex_reuseSonny Jiang4-2/+18
2018-10-05radeonsi:optimizing SET_CONTEXT_REG for shaders TessellationSonny Jiang4-5/+26
2018-10-05radeonsi:optimizing SET_CONTEXT_REG for shaders PSSonny Jiang3-14/+60
2018-10-05radeonsi:optimizing SET_CONTEXT_REG for shaders VSSonny Jiang3-33/+77
2018-10-05radeonsi:optimizing SET_CONTEXT_REG for shaders GSSonny Jiang4-24/+154
2018-10-05radeonsi: optimize and allow reg > 31 in radeon_opt_set_context_reg functionsMarek Olšák1-22/+12
2018-10-05radeonsi: optimizing SET_CONTEXT_REG for shaders ESSonny Jiang5-10/+37
2018-10-05spirv: mark variables decorated with XfbBuffer as always activeSamuel Pitoiset1-0/+1
2018-10-05docs: update calendar, add news and link release notes to 18.2.2Juan A. Suarez Romero3-7/+8
2018-10-05docs: add sha256 checksums for 18.2.2Juan A. Suarez Romero1-1/+2
2018-10-05docs: add release notes for 18.2.2Juan A. Suarez Romero1-0/+154
2018-10-04nir/alu_to_scalar: Use ssa_for_alu_src in hand-rolled expansionsJason Ekstrand1-15/+18
2018-10-04glsl/linker: Check the subroutine associated functions namesVadym Shovkoplias1-0/+40