summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/radeon/radeon_video.c
AgeCommit message (Expand)AuthorFilesLines
2018-11-28winsys/amdgpu: explicitly declare whether buffer_map is permanent or notNicolai Hähnle1-2/+4
2018-09-10radeonsi: merge SI and CI dma_clear_buffer and remove the callbackMarek Olšák1-2/+1
2018-06-19amd,radeonsi: rename radeon_winsys_cs -> radeon_cmdbufMarek Olšák1-1/+1
2018-04-27radeonsi: use r600_resource() typecast helperMarek Olšák1-3/+2
2018-04-05radeonsi: remove r600_common_contextMarek Olšák1-5/+5
2018-04-05radeonsi: use si_context instead of pipe_context in parameters pt2Marek Olšák1-2/+2
2018-04-05radeonsi: use r600_common_context less pt7Marek Olšák1-8/+6
2017-11-29radeonsi: remove r600_common_screenMarek Olšák1-3/+3
2017-11-29radeonsi: move video queries into si_get.cMarek Olšák1-149/+0
2017-11-17radeon/video: enable encode support for ravenBoyuan Zhang1-1/+2
2017-11-02radeonsi: remove 'Authors:' commentsMarek Olšák1-6/+0
2017-10-26radeon/video: add gfx9 offsets when rejoin the video surfaceLeo Liu1-1/+4
2017-10-07gallium/radeon: remove old r600g code checking chip_class and familyMarek Olšák1-17/+10
2017-09-26r600: fork and import gallium/radeonMarek Olšák1-22/+22
2017-08-23radeon/video: Return false explicitly for HEVC if not the caseLeo Liu1-0/+1
2017-08-21radeon/video: MJPEG not support stacked video buffersLeo Liu1-1/+5
2017-08-21radeon/video: add MJPEG supportLeo Liu1-0/+8
2017-07-05gallium/radeon: fix VDPAU breakage, need VRAM with WCMarek Olšák1-1/+2
2017-03-30radeon/uvd: adapt gfx9 surface to uvdLeo Liu1-14/+24
2017-03-30gallium/radeon: move pre-GFX9 radeon_surf.* members to radeon_surf.u.legacy.*Marek Olšák1-7/+7
2017-03-13radeon/uvd: enable 10bit HEVC decode v2Christian König1-1/+10
2017-01-05radeonsi: use SDMA in rvid_buffer_clear on CIK-VIMarek Olšák1-2/+2
2016-10-26gallium/radeon: stop using PIPE_BIND_CUSTOMMarek Olšák1-1/+1
2016-10-26gallium/radeon: rename bo_size -> surf_size, bo_alignment -> surf_alignmentMarek Olšák1-2/+2
2016-09-30radeon/video: don't use sub-allocated buffersNicolai Hähnle1-1/+7
2016-07-08radeon/uvd: move polaris fw check into radeon_video.c v2Christian König1-3/+13
2016-07-08radeon/video: fix coding style in radeon_video.c v2Christian König1-15/+15
2016-06-25gallium/radeon: use r600_resource_referenceMarek Olšák1-1/+1
2016-06-02radeon/uvd: fix the H264 level for Tonga v2Christian König1-1/+1
2016-05-17Treewide: Remove Elements() macroJan Vesely1-1/+1
2016-04-28radeonsi: rework clear_buffer flagsMarek Olšák1-1/+1
2016-04-27winsys/radeon: remove use_reusable_pool parameter from buffer_createNicolai Hähnle1-1/+1
2016-04-27radeon/video: always use the reusable buffer poolNicolai Hähnle1-2/+2
2016-03-11radeon/video: enable HEVC main 10 decodeBoyuan Zhang1-2/+6
2016-03-08radeon/uvd: increase max height to 4096 for VI and newerTamil velan1-1/+1
2016-03-08radeon/uvd: disable MPEG1Christian König1-0/+1
2015-12-11gallium/radeon: remove radeon_winsys_cs_handleMarek Olšák1-5/+5
2015-11-06radeon/uvd: fix VC-1 simple/main profile decode v2Boyuan Zhang1-2/+1
2015-10-22radeon/uvd: don't expose HEVC on old UVD hw (v3)Alex Deucher1-32/+18
2015-08-14radeon/uvd: implement HEVC supportBoyuan Zhang1-0/+10
2015-08-14radeon/video: config encode stacked frame number based on HWLeo Liu1-0/+2
2015-08-14radeon/video: add 4K support for decode/encode parametersLeo Liu1-4/+4
2015-04-29winsys/radeon: add a private interface for radeon_surfaceMarek Olšák1-1/+1
2015-04-29winsys/radeon: move radeon_winsys.h to drivers/radeonMarek Olšák1-1/+0
2015-01-07radeonsi: only flush the right set of caches for CP DMA operationsMarek Olšák1-1/+2
2014-09-11radeon/video: use the hw to initial clear the buffersChristian König1-6/+4
2014-09-11radeon/video: use more of the common buffer code v2Christian König1-30/+23
2014-08-28gallium/radeon: cleanup header inclusionEmil Velikov1-1/+1
2014-08-27radeon/uvd: remove comment about RV770Alex Deucher1-1/+0
2014-08-26radeon/uvd: fix field handling on R6XX style UVDChristian König1-2/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-22 01:03:04 +0000