summaryrefslogtreecommitdiff
path: root/backend/src/llvm/llvm_gen_backend.cpp
AgeCommit message (Expand)AuthorFilesLines
2015-12-14fix debug instruction welform assert.Luo Xionghu1-1/+7
2015-12-14Backend: Establishing the thread/TID-EUID map.Junyan He1-4/+31
2015-12-14Backend: Add tidMapSLM and wgBroadcastSLM to each function.Junyan He1-8/+8
2015-12-10Backend: refine mix with hardware lrp functionPan Xiuli1-0/+13
2015-12-09gbe: add vec_type_hint's type into functionAttributes.Luo Xionghu1-0/+72
2015-12-09gbe: use kernel_arg_base_type to recognize image arguments.Luo Xionghu1-0/+13
2015-12-02GBE/DebugInfo: Pass debug info :llvm IR => GEN IRBai Yannan1-1/+20
2015-11-25Add WorkGroup functions to Gen IR logic in llvm_gen_backend.Junyan He1-1/+78
2015-11-25Backend: Refine printfs into ir unitPan Xiuli1-0/+6
2015-11-24Backend: add debugwait functionPan Xiuli1-0/+6
2015-11-17Backend: Fix two bugs about curbe related pointer.Junyan He1-3/+5
2015-11-17Backend: Add CalcTimestamp and StoreProfiling.Junyan He1-0/+42
2015-11-11gbe: fix uitofp instruction issue.Luo Xionghu1-1/+11
2015-11-10Add built-in function __gen_ocl_vme.Chuanbo Weng1-0/+47
2015-11-06GBE: Refine ir for memory operation like atomic/load/storeRuiling Song1-193/+200
2015-11-03GBE: Fix unaligned load/store issues.Ruiling Song1-4/+5
2015-10-20using name instead of index to query from ConstantSet.Luo Xionghu1-3/+1
2015-10-13GBE: Add llvm3.7 support.Yang Rong1-80/+13
2015-10-08GBE: enable post phi copy optimization function.Zhigang Gong1-1/+1
2015-10-08GBE: Don't try to remove instructions when liveness is in dynamic update phase.Zhigang Gong1-14/+7
2015-10-08GBE: implement further phi mov optimization based on intra-BB interefering an...Zhigang Gong1-6/+130
2015-10-08GBE: refine Phi copy interfering check.Zhigang Gong1-0/+2
2015-07-22GBE: Fix a bug in assigning image bti.Ruiling Song1-5/+12
2015-07-17GBE: Fix a bug in phicopy coaleasing.Ruiling Song1-45/+44
2015-07-14GBE: optimize phi elimination.Ruiling Song1-2/+68
2015-07-02backend: Add convert_sat functions for half in the gen_backend.Junyan He1-0/+24
2015-07-02Backend: Add half float support in gen backend.Junyan He1-2/+24
2015-06-02GBE: Support storing/loading pointers to/from private arrayRuiling Song1-10/+209
2015-05-22gbe: Implement a new BTI solution to support dynamic btiRuiling Song1-133/+506
2015-05-15GBE: Fix the immediate data typeRuiling Song1-1/+1
2015-05-12rename __gen_ocl_simd_any/all to sub_group_any/allGuo Yejun1-2/+2
2015-05-12add sub group functions intel_sub_group_shuffleGuo Yejun1-0/+9
2015-04-24add simd level function __gen_ocl_get_simd_idGuo Yejun1-0/+7
2015-04-24add simd level function __gen_ocl_get_simd_sizeGuo Yejun1-0/+7
2015-04-13GBE: Use actual bti information to determine a pointer's addressspace.Zhigang Gong1-7/+18
2015-04-13strip unsupported attributes and calling conventions.Zhigang Gong1-1/+6
2015-03-17strip PointerCast for call instructions before use.Luo Xionghu1-2/+2
2015-03-12replace pow with llvm intrinsic.Luo Xionghu1-9/+9
2015-03-12replace mad with llvm intrinsic.Luo Xionghu1-9/+0
2015-03-12replace rndd with llvm intrinsic.Luo Xionghu1-2/+2
2015-03-12replace rndu with llvm intrinsic.Luo Xionghu1-2/+0
2015-03-12replace rnde with llvm intrinsic.Luo Xionghu1-2/+2
2015-03-12replace rndz with llvm intrinsic.Luo Xionghu1-2/+0
2015-03-12replace fabs with llvm intrinsic.Luo Xionghu1-2/+0
2015-03-09Backend: Delete bswap logic in the llvm_to_gen stage.Junyan He1-83/+2
2015-03-09enable cl_khr_spir extension to build and run from SPIR binary.Luo Xionghu1-1/+4
2015-03-02GBE: add fastcall support.Zhigang Gong1-1/+3
2015-03-02GBE: support compare two bool variables.Zhigang Gong1-2/+0
2015-02-27GBE: Support unaligned load/store of dword/qword in GenIR.Ruiling Song1-0/+76
2015-02-27GBE: remove constant expression handling code in gen writer pass.Zhigang Gong1-213/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-21 21:28:21 +0000