summaryrefslogtreecommitdiff
path: root/backend/src/llvm/llvm_gen_backend.cpp
diff options
context:
space:
mode:
authorLuo Xionghu <xionghu.luo@intel.com>2015-03-10 13:59:46 +0800
committerZhigang Gong <zhigang.gong@intel.com>2015-03-12 17:27:09 +0800
commitf405734159c4e4d7d274d4a015165674290b8695 (patch)
tree24ed30d49f277e05f8619f6119572febfe96299e /backend/src/llvm/llvm_gen_backend.cpp
parent9dbe62f6830876a4735fc8161a4c61bdfde71b55 (diff)
replace rndd with llvm intrinsic.
translate native rndd to llvm.floor. v2: fix ocl_convert.sh. Signed-off-by: Luo Xionghu <xionghu.luo@intel.com> Reviewed-by: Zhigang Gong <zhigang.gong@linux.intel.com> Signed-off-by: Zhigang Gong <zhigang.gong@intel.com>
Diffstat (limited to 'backend/src/llvm/llvm_gen_backend.cpp')
-rw-r--r--backend/src/llvm/llvm_gen_backend.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/backend/src/llvm/llvm_gen_backend.cpp b/backend/src/llvm/llvm_gen_backend.cpp
index 02d5d37e..65499506 100644
--- a/backend/src/llvm/llvm_gen_backend.cpp
+++ b/backend/src/llvm/llvm_gen_backend.cpp
@@ -2613,6 +2613,7 @@ namespace gbe
case Intrinsic::fma:
case Intrinsic::trunc:
case Intrinsic::rint:
+ case Intrinsic::floor:
case Intrinsic::sin:
case Intrinsic::cos:
case Intrinsic::log2:
@@ -2674,7 +2675,6 @@ namespace gbe
case GEN_OCL_POW:
case GEN_OCL_RCP:
case GEN_OCL_ABS:
- case GEN_OCL_RNDD:
case GEN_OCL_GET_IMAGE_WIDTH:
case GEN_OCL_GET_IMAGE_HEIGHT:
case GEN_OCL_GET_IMAGE_CHANNEL_DATA_TYPE:
@@ -2999,6 +2999,7 @@ namespace gbe
case Intrinsic::fabs: this->emitUnaryCallInst(I,CS,ir::OP_ABS); break;
case Intrinsic::trunc: this->emitUnaryCallInst(I,CS,ir::OP_RNDZ); break;
case Intrinsic::rint: this->emitUnaryCallInst(I,CS,ir::OP_RNDE); break;
+ case Intrinsic::floor: this->emitUnaryCallInst(I,CS,ir::OP_RNDD); break;
case Intrinsic::sin: this->emitUnaryCallInst(I,CS,ir::OP_SIN); break;
case Intrinsic::cos: this->emitUnaryCallInst(I,CS,ir::OP_COS); break;
case Intrinsic::log2: this->emitUnaryCallInst(I,CS,ir::OP_LOG); break;
@@ -3075,7 +3076,6 @@ namespace gbe
}
case GEN_OCL_RSQ: this->emitUnaryCallInst(I,CS,ir::OP_RSQ); break;
case GEN_OCL_RCP: this->emitUnaryCallInst(I,CS,ir::OP_RCP); break;
- case GEN_OCL_RNDD: this->emitUnaryCallInst(I,CS,ir::OP_RNDD); break;
case GEN_OCL_FORCE_SIMD8: ctx.setSimdWidth(8); break;
case GEN_OCL_FORCE_SIMD16: ctx.setSimdWidth(16); break;
case GEN_OCL_LBARRIER: ctx.SYNC(ir::syncLocalBarrier); break;