summaryrefslogtreecommitdiff
path: root/tests/i915/gem_render_tiled_blits.c
AgeCommit message (Collapse)AuthorFilesLines
2023-09-01tests: Move intel specific tests to new directoryBhanuprakash Modem1-275/+0
In-order to organize tests in a better way, move all intel specific tests (includes i915, xe & kms) to a new directory called "tests/intel". V2: - Rebase Cc: Mauro Carvalho Chehab <mchehab@kernel.org> Signed-off-by: Bhanuprakash Modem <bhanuprakash.modem@intel.com> Reviewed-by: Mauro Carvalho Chehab <mchehab@kernel.org>
2023-05-17tests/i915: Improve test documentationMauro Carvalho Chehab1-0/+27
Currently, test documentation inside IGT describe macros and testlists. There is also some internal documentation mapping features into buckets, which is used by some Intel CI scripts. Place them inside i915 comments. Acked-by: Kamil Konieczny <kamil.konieczny@linux.intel.com> Signed-off-by: Mauro Carvalho Chehab <mchehab@kernel.org>
2023-04-04tests/i915: skip gem_set_caching call for mtlVikas Srivastava1-1/+2
Call to gem_set_caching skips the test since i915_gem_set_caching_ioctl is deprecated for MTL. To avoid this add the check for set caching supported platforms. FIXME: This is a temp solution to fix the IGT test issues where set caching call is used , there is alternate API available but support not yet available to use that.Once set_pat_index support available need to bring that change replacing this one. Signed-off-by: Vikas Srivastava <vikas.srivastava@intel.com> Reviewed-by: Kamil Konieczny <kamil.konieczny@linux.intel.com>
2023-01-23i915/gem_(linear, tiled)_blits: Randomise buffer contentsChris Wilson1-3/+5
Currently, we use an incrementing value for the buffer contents, starting the next buffer from the final value of the last. This means that the value of corresponding dwords between two buffers is offset by a single bit. In order to differentiate between an error in copying between two buffers from single bit memory errors, we need to randomise the offset between those two buffers. Cc: Kamil Konieczny <kamil.konieczny@linux.intel.com> Signed-off-by: Chris Wilson <chris.p.wilson@intel.com> Signed-off-by: Nirmoy Das <nirmoy.das@intel.com> Reviewed-by: Nirmoy Das <nirmoy.das@intel.com> Reviewed-by: Zbigniew Kempczyński <zbigniew.kempczynski@intel.com>
2022-06-07tests/i915/gem_render_tiled_blits : Added subtests descriptionJanga Rahul Kumar1-1/+11
Added test description to all the available subtests and fix file name in the file description comments. v2: Fix syntax issues. v3: Modified subtest description. Cc: Kamil Konieczny <kamil.konieczny@linux.intel.com> Cc: Priyanka Dandamudi <priyanka.dandamudi@intel.com> Signed-off-by: Janga Rahul Kumar <janga.rahul.kumar@intel.com> Reviewed-by: Kamil Konieczny <kamil.konieczny@linux.intel.com>
2022-05-31igt: Promote/rename OS helpersRob Clark1-5/+5
Promote intel_os.c helpers to igt_os.c, so that I can re-use them for some additional msm tests. Just big churny rename, no functional change. Signed-off-by: Rob Clark <robdclark@chromium.org> Reviewed-by: Petri Latvala <petri.latvala@intel.com>
2020-10-01lib/intel_batchbuffer: Prepare batch to use in allocator infrastructureZbigniew Kempczyński1-4/+4
With upcoming of allocator code we need to ensure batch will execute with appropriate context. If mismatch between allocator data and batch could lead to strange or wrong results. All functions which could change context in execbuf called from intel_bb were removed. As an allocator requires size (which was not previously required in intel_bb) adding object to intel_bb is now mandatory. Signed-off-by: Zbigniew Kempczyński <zbigniew.kempczynski@intel.com> Cc: Dominik Grzegorzek <dominik.grzegorzek@intel.com> Cc: Chris Wilson <chris@chris-wilson.co.uk> Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2020-09-16tests/gem_render_tiled_blits: remove libdrm dependencyZbigniew Kempczyński1-46/+43
Use intel_bb / intel_buf to remove libdrm dependency. Signed-off-by: Zbigniew Kempczyński <zbigniew.kempczynski@intel.com> Cc: Dominik Grzegorzek <dominik.grzegorzek@intel.com> Cc: Chris Wilson <chris@chris-wilson.co.uk> Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2020-05-07lib/i915: Split igt_require_gem() into i915/Chris Wilson1-1/+2
igt_require_gem() is a pecularity of i915/, move it out of the core. Similar opportunistic move of gem_reopen_driver() and gem_quiescent_gpu(). Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2020-02-04i915/gem_render_tiled_blits: Add check for hardware based FENCE supportAyaz A Siddiqui1-0/+1
This test is verifying the integrity of blitter render copy on platforms which support FENCE based tiling. Since blitter does not use FENCE after Gen4+ so this test can only be useful for Platform prior to Gen4. A check has been added to skip this test if fences are not available in platform. Test to check effects of different physical address values on render copy is being developed as Kernel selftest. Signed-off-by: Ayaz A Siddiqui <ayaz.siddiqui@intel.com> Reviewed-by: Ashutosh Dixit <ashutosh.dixit@intel.com> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2019-12-31lib/igt_buf: Extend igt_buf to include two color surfacesImre Deak1-4/+4
UV FBs have two color surfaces so extend the igt_buf struct accordingly to support blitting such FBs. The patch is produced with the coccinelle patch below. No functional changes. @@ @@ struct igt_buf { ... - uint32_t stride; ... - uint32_t size; + struct { + uint32_t stride; + uint32_t size; + } surface[2]; ... }; @@ struct igt_buf b; @@ <... ( - b.stride + b.surface[0].stride | - b.size + b.surface[0].size ) ...> @@ struct igt_buf *b; @@ <... ( - b->size + b->surface[0].size | - b->stride + b->surface[0].stride ) ...> @@ identifier I; expression E1; expression E2; @@ ( struct igt_buf I = { - .size = E1, - .stride = E2, + .surface[0] = { + .size = E1, + .stride = E2, + }, }; | struct igt_buf I = { - .size = E1, + .surface[0] = { + .size = E1, + }, }; | struct igt_buf I = { - .stride = E1, + .surface[0] = { + .stride = E1, + }, }; ) v2: - Rebase on latest upstream. (Mika) Cc: Mika Kahola <mika.kahola@intel.com> Signed-off-by: Imre Deak <imre.deak@intel.com> Reviewed-by: Mika Kahola <mika.kahola@intel.com>
2019-12-03tests/i915/gem: remove igt_skip_on_simulation()Swati Sharma1-3/+0
Removing igt_skip_on_simulation() from all the gem tests since this feature is not supported anymore. v2: Rebase v3: Corrected build failure, because of deletion of gem_exec_blt.c Signed-off-by: Swati Sharma <swati2.sharma@intel.com> Signed-off-by: Karthik B S <karthik.b.s@intel.com> Reviewed-by: Martin Peres <martin.peres@linux.intel.com>
2018-11-20lib/batchbuffer: Set bpp in igt_buf.Maarten Lankhorst1-0/+2
We want to allow bpp = 8 or 16, so make sure we set the bpp in igt_buf. This way we can extend rendercopy to support other values for bpp. Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> [mlankhorst: Fix double ;; (Ville] Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
2018-11-19tests/i915/gem_render_tiled_blits: Make sure igt_buf is initially zero'dMaarten Lankhorst1-1/+1
gen8_bind_buf looks at buf->aux.stride/offset, which is not set by the test. When I added the bpp field, it was enough to make the test fail, fix this by making sure that the buf is initially zero'd explicitly, which fixes the test to run reliably 100% of the time. Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> Reviewed-by: Petri Latvala <petri.latvala@intel.com> #irc
2018-10-23tests: Introduce i915 directoryArkadiusz Hiler1-0/+237
We can already move all the tests with distinct prefixes: gem_, gen3_ and i915_. pm_ and drv_ tests will follow in batches, so we can do the adjustments in the reporting/filtering layer of the CI system. v2: Fix test-list.txt generation with meson v3: Fix docs build (Petri) Cc: Chris Wilson <chris@chris-wilson.co.uk> Cc: Petri Latvala <petri.latvala@intel.com> Cc: Martin Peres <martin.peres@linux.intel.com> Signed-off-by: Arkadiusz Hiler <arkadiusz.hiler@intel.com> Reviewed-by: Petri Latvala <petri.latvala@intel.com> Tested-by: Petri Latvala <petri.latvala@intel.com> Acked-by: Daniel Vetter <daniel.vetter@ffwll.ch> Acked-by: Chris Wilson <chris@chris-wilson.co.uk>