summaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
cdv-3.2Disable the clock gating of display controller to make DP/eDP work wellZhao Yakui12 years
encoder-reworkdrm/i915: Add the support of memory self-refresh on IronlakeZhenyu Wang14 years
for-anholtdrm/i915: Add frame buffer compression support on Ironlake mobileZhao Yakui14 years
for-ickleintel_agp,i915: Add more sandybridge graphics device idsZhenyu Wang14 years
for-ickle-nextdrm/i915: add new param to force audio on or off for HDMI/DP portZhenyu Wang14 years
for-linusdrm/i915: Ignore LVDS EDID when it is unavailabe or invalidZhao Yakui14 years
sandybridgedrm/i915: enable DP/eDP for Sandybridge/CougarpointZhenyu Wang14 years
snb-35-backportdrm/i915: Enable MI_FLUSH on SandybridgeZhenyu Wang14 years
snb-35-backport-hpi915: Fix compiling failureZhenyu Wang14 years
 
TagDownloadAuthorAge
v2.6.27commit 3fa8749e58...Linus Torvalds16 years
v2.6.27-rc9commit 4330ed8ed4...Linus Torvalds16 years
v2.6.27-rc8commit 94aca1dac6...Linus Torvalds16 years
v2.6.27-rc7commit 72d31053f6...Linus Torvalds16 years
v2.6.27-rc6commit adee14b2e1...Linus Torvalds16 years
v2.6.27-rc5commit 24342c34a0...Linus Torvalds16 years
v2.6.27-rc4commit 6a55617ed5...Linus Torvalds16 years
v2.6.27-rc3commit 30a2f3c60a...Linus Torvalds16 years
v2.6.27-rc2commit 0967d61ea0...Linus Torvalds16 years
v2.6.27-rc1commit 6e86841d05...Linus Torvalds16 years
[...]
 
AgeCommit messageAuthorFilesLines
2010-09-15i915: Fix compiling failuresnb-35-backport-hpZhenyu Wang1-7/+2
2010-09-15Revert "drm/i915: Allow LVDS on pipe A on gen4+"Chris Wilson1-2/+0
2010-09-15drm/i915: Prevent double dpms onChris Wilson1-3/+6
2010-09-15drm/i915/suspend: s/IS_IRONLAKE/HAS_PCH_SPLIT/Chris Wilson1-37/+42
2010-09-15drm/i915/suspend: Flush register writes before busy-waiting.Chris Wilson1-9/+18
2010-09-15drm/i915: Ensure that while(INREG()) are bounded (v2)Chris Wilson5-78/+48
2010-09-15drm/i915: Write to display base last.Chris Wilson1-4/+2
2010-09-15drm/i915: Disable the cursor for DPMS_OFFChris Wilson2-5/+5
2010-09-15drm/i915: Enable MI_FLUSH on Sandybridgesnb-35-backportZhenyu Wang2-2/+7
2010-09-15intel_agp,i915: Add more sandybridge graphics device idsZhenyu Wang4-11/+30
[...]
 
Clone
git://people.freedesktop.org/~zhen/drm-intel
ssh://people.freedesktop.org/~zhen/drm-intel
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-04 16:06:00 +0000