summaryrefslogtreecommitdiff
path: root/drivers/char/drm/r300_cmdbuf.c
AgeCommit message (Expand)AuthorFilesLines
2008-07-14drm: reorganise drm tree to be more future proof.Dave Airlie1-1071/+0
2008-06-19drm/radeon: add hier-z registers for r300 and r500 chipsetsDave Airlie1-12/+12
2008-06-19drm/radeon: add initial r500 support.Dave Airlie1-10/+83
2008-03-30drm/r300: fix bug in r300 userspace hardware wait emissionDave Airlie1-12/+42
2008-02-07drm: add initial r500 drm supportDave Airlie1-13/+26
2008-02-07drm: run cleanfile across drm treeDave Airlie1-18/+18
2007-10-15drm: Replace filp in ioctl arguments with drm_file *file_priv.Eric Anholt1-4/+4
2007-10-15drm: Remove DRM_ERR OS macro.Eric Anholt1-30/+30
2007-07-11drm: detypef waitlist/freelist/buf_entry/device_dma/drm_queue structsDave Airlie1-1/+1
2007-07-11drm: drop drm_buf_t typedefDave Airlie1-2/+2
2007-07-11drm: remove drm_file_t, drm_device_t and drm_head_t typedefsDave Airlie1-3/+3
2007-07-11drm: remove a bunch of typedefs on the userspace interfaceDave Airlie1-1/+1
2007-07-11r300: updates register headerOliver McFadden1-20/+21
2006-12-15drm: Unify radeon offset checking.=?utf-8?q?Michel_D=C3=A4nzer?=1-26/+6
2006-10-24drm: radeon: only allow specific type-3 packetss through verifierRoland Scheidegger1-1/+32
2006-04-23drm: fixup r300 scratch on BE machinesDave Airlie1-1/+1
2006-03-19drm: Add general-purpose packet for manipulating scratch registers (r300)Dave Airlie1-0/+67
2006-03-19drm: rework radeon memory map (radeon 1.23)Dave Airlie1-6/+9
2006-03-19drm: update r300 register namesDave Airlie1-2/+2
2006-02-18drm: fix brace placementDave Airlie1-4/+2
2006-02-18drm: radeon add r300 TX_CNTL and verify bitblt packetsDave Airlie1-0/+50
2006-01-02drm: major update from CVS for radeon and coreDave Airlie1-18/+20
2005-09-30drm: fix all sparse warning on 32-bit x86Dave Airlie1-17/+17
2005-09-25drm: lindent the drm directory.Dave Airlie1-240/+262
2005-08-16drm: add initial r300 3D support.Dave Airlie1-0/+801
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 18:15:32 +0000