summaryrefslogtreecommitdiff
path: root/arch/arm/mm/context.c
AgeCommit message (Expand)AuthorFilesLines
2012-08-25ARM: 7502/1: contextidr: avoid using bfi instruction during notifierWill Deacon1-3/+4
2012-07-09ARM: 7445/1: mm: update CONTEXTIDR register to contain PID of current processWill Deacon1-0/+35
2012-04-17ARM: Remove current_mm per-cpu variableCatalin Marinas1-11/+1
2012-04-17ARM: Remove __ARCH_WANT_INTERRUPTS_ON_CTXSW on ASID-capable CPUsCatalin Marinas1-2/+2
2012-04-17ARM: Use TTBR1 instead of reserved context IDWill Deacon1-18/+27
2011-12-08ARM: LPAE: Add context switching supportCatalin Marinas1-2/+17
2011-09-13locking, ARM: Annotate low level hw locks as rawThomas Gleixner1-7/+7
2011-06-09Revert "ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks"Russell King1-3/+3
2011-06-09Revert "ARM: 6943/1: mm: use TTBR1 instead of reserved context ID"Russell King1-6/+5
2011-05-26ARM: 6944/1: mm: allow ASID 0 to be allocated to tasksWill Deacon1-3/+3
2011-05-26ARM: 6943/1: mm: use TTBR1 instead of reserved context IDWill Deacon1-5/+6
2010-02-15ARM: 5905/1: ARM: Global ASID allocation on SMPCatalin Marinas1-14/+110
2009-10-29ARM: Fix errata 411920 workaroundsRussell King1-4/+1
2009-09-24cpumask: use mm_cpumask() wrapper: armRusty Russell1-1/+1
2007-05-09Merge branches 'armv7', 'at91', 'misc' and 'omap' into develRussell King1-3/+7
2007-05-09[ARM] armv7: add support for asid-tagged VIVT I-cacheCatalin Marinas1-0/+7
2007-05-08[ARM] Fix ASID version switchRussell King1-3/+7
2007-02-08[ARM] 4128/1: Architecture compliant TTBR changing sequenceCatalin Marinas1-2/+10
2006-09-20[ARM] Move mmu.c out of the wayRussell King1-0/+45
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 10:33:13 +0000