summaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
cfgNot so stupid attempt to fix splitedgeVincent Lejeune11 years
codesize6R600: Relax some vector constraints on Dot4.Vincent Lejeune12 years
nativeR600: Improve texture handlingVincent Lejeune12 years
radeonsiR600: Generalize dot4 optimizations to cube instructionsVincent Lejeune11 years
radeonsi-backupR600/SI: Start working on a Scheduler for SI.Vincent Lejeune11 years
radeonsi-backup2R600/SI: Add support for new vector intrinsic related callbacksVincent Lejeune11 years
radeonsi-schedulingfixe for schedulerVincent Lejeune10 years
scheduling-backupR600: Recompute schedule graph non order dependencies.Vincent Lejeune11 years
texturesfix the trans bs tooVincent Lejeune12 years
vliw5Revert "R600: Recompute schedule graph non order dependencies."Vincent Lejeune11 years
[...]
 
 
AgeCommit messageAuthorFilesLines
2013-02-26bundling dot4scheduling2Vincent Lejeune4-1/+60
2013-02-26some work to get bottom up scheduling workingVincent Lejeune5-49/+77
2013-02-26R600: Recompute schedule graph non order dependencies.Vincent Lejeune5-5/+339
2013-02-26Add a case to LiveIntervalAnalysis::HandleMoveVincent Lejeune1-4/+65
2013-02-26R600: initial scheduler codeVadim Girlin4-4/+623
2013-02-26R600: Remove LowerConstCopyPass and lower CONST_COPY right after ISel.Vincent Lejeune5-228/+11
2013-02-26R600: Turn BUILD_VECTOR into Reg_SequenceVincent Lejeune1-0/+29
2013-02-26R600: CONST_ADDRESS node is not marked as mayLoad anymoreVincent Lejeune1-1/+1
2013-02-26R600: Use MUL_IEEE for trig/fdiv intrinsicVincent Lejeune2-8/+8
2013-02-26R600: Do not predicate vector opVincent Lejeune1-0/+2
[...]
 
Clone
git://people.freedesktop.org/~vlj/llvm
ssh://people.freedesktop.org/~vlj/llvm