summaryrefslogtreecommitdiff
path: root/drivers/accel/habanalabs/include/gaudi2/asic_reg
ModeNameSize
-rw-r--r--arc_farm_arc0_acp_eng_regs.h16170logplain
-rw-r--r--arc_farm_arc0_aux_masks.h35435logplain
-rw-r--r--arc_farm_arc0_aux_regs.h17015logplain
-rw-r--r--arc_farm_arc0_dup_eng_axuser_regs.h1747logplain
-rw-r--r--arc_farm_arc0_dup_eng_regs.h17743logplain
-rw-r--r--arc_farm_kdma_ctx_axuser_masks.h5731logplain
-rw-r--r--arc_farm_kdma_ctx_axuser_regs.h1655logplain
-rw-r--r--arc_farm_kdma_ctx_masks.h8892logplain
-rw-r--r--arc_farm_kdma_ctx_regs.h2380logplain
-rw-r--r--arc_farm_kdma_kdma_cgm_regs.h709logplain
-rw-r--r--arc_farm_kdma_masks.h16583logplain
-rw-r--r--arc_farm_kdma_regs.h3883logplain
-rw-r--r--cpu_if_regs.h18149logplain
-rw-r--r--dcore0_dec0_cmd_masks.h9763logplain
-rw-r--r--dcore0_dec0_cmd_regs.h1920logplain
-rw-r--r--dcore0_edma0_core_ctx_axuser_regs.h1747logplain
-rw-r--r--dcore0_edma0_core_ctx_regs.h2540logplain
-rw-r--r--dcore0_edma0_core_masks.h17899logplain
-rw-r--r--dcore0_edma0_core_regs.h4167logplain
-rw-r--r--dcore0_edma0_qm_arc_aux_regs.h18743logplain
-rw-r--r--dcore0_edma0_qm_axuser_nonsecured_regs.h1862logplain
-rw-r--r--dcore0_edma0_qm_cgm_regs.h688logplain
-rw-r--r--dcore0_edma0_qm_masks.h51930logplain
-rw-r--r--dcore0_edma0_qm_regs.h28932logplain
-rw-r--r--dcore0_edma1_core_ctx_axuser_regs.h1747logplain
-rw-r--r--dcore0_edma1_qm_axuser_nonsecured_regs.h1862logplain
-rw-r--r--dcore0_hmmu0_mmu_masks.h13345logplain
-rw-r--r--dcore0_hmmu0_mmu_regs.h6841logplain
-rw-r--r--dcore0_hmmu0_stlb_masks.h15966logplain
-rw-r--r--dcore0_hmmu0_stlb_regs.h4011logplain
-rw-r--r--dcore0_mme_acc_regs.h1755logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_cout0_master_regs.h1040logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_cout0_slave_regs.h1031logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_cout1_master_regs.h1040logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_cout1_slave_regs.h1031logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in0_master_regs.h1022logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in0_slave_regs.h1013logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in1_master_regs.h1022logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in1_slave_regs.h1013logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in2_master_regs.h1022logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in2_slave_regs.h1013logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in3_master_regs.h1022logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in3_slave_regs.h1013logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in4_master_regs.h1022logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_agu_in4_slave_regs.h1013logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_base_addr_regs.h1130logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_non_tensor_end_regs.h2402logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_non_tensor_start_regs.h1098logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_tensor_a_regs.h2125logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_tensor_b_regs.h2125logplain
-rw-r--r--dcore0_mme_ctrl_lo_arch_tensor_cout_regs.h2203logplain
-rw-r--r--dcore0_mme_ctrl_lo_masks.h22050logplain
-rw-r--r--dcore0_mme_ctrl_lo_mme_axuser_regs.h1770logplain
-rw-r--r--dcore0_mme_ctrl_lo_regs.h4447logplain
-rw-r--r--dcore0_mme_qm_arc_acp_eng_regs.h17274logplain
-rw-r--r--dcore0_mme_qm_arc_aux_regs.h18167logplain
-rw-r--r--dcore0_mme_qm_arc_dup_eng_axuser_regs.h1839logplain
-rw-r--r--dcore0_mme_qm_arc_dup_eng_regs.h18863logplain
-rw-r--r--dcore0_mme_qm_axuser_nonsecured_regs.h1816logplain
-rw-r--r--dcore0_mme_qm_axuser_secured_regs.h1747logplain
-rw-r--r--dcore0_mme_qm_cgm_regs.h674logplain
-rw-r--r--dcore0_mme_qm_regs.h27890logplain
-rw-r--r--dcore0_mme_sbte0_masks.h3486logplain
-rw-r--r--dcore0_mme_sbte0_mstr_if_axuser_regs.h1816logplain
-rw-r--r--dcore0_mme_wb0_mstr_if_axuser_regs.h1770logplain
-rw-r--r--dcore0_rtr0_ctrl_regs.h8091logplain
-rw-r--r--dcore0_rtr0_mstr_if_rr_prvt_hbw_regs.h7682logplain
-rw-r--r--dcore0_rtr0_mstr_if_rr_prvt_lbw_regs.h6683logplain
-rw-r--r--dcore0_rtr0_mstr_if_rr_shrd_hbw_regs.h7682logplain
-rw-r--r--dcore0_rtr0_mstr_if_rr_shrd_lbw_regs.h6683logplain
-rw-r--r--dcore0_sync_mngr_glbl_masks.h5332logplain
-rw-r--r--dcore0_sync_mngr_glbl_regs.h34068logplain
-rw-r--r--dcore0_sync_mngr_mstr_if_axuser_masks.h6410logplain
-rw-r--r--dcore0_sync_mngr_mstr_if_axuser_regs.h1816logplain
-rw-r--r--dcore0_sync_mngr_objs_masks.h3557logplain
-rw-r--r--dcore0_sync_mngr_objs_regs.h1256314logplain
-rw-r--r--dcore0_tpc0_cfg_axuser_regs.h1609logplain
-rw-r--r--dcore0_tpc0_cfg_kernel_regs.h3500logplain
-rw-r--r--dcore0_tpc0_cfg_kernel_tensor_0_regs.h1966logplain
-rw-r--r--dcore0_tpc0_cfg_masks.h22268logplain
-rw-r--r--dcore0_tpc0_cfg_qm_regs.h3272logplain
-rw-r--r--dcore0_tpc0_cfg_qm_sync_object_regs.h716logplain
-rw-r--r--dcore0_tpc0_cfg_qm_tensor_0_regs.h1870logplain
-rw-r--r--dcore0_tpc0_cfg_regs.h5995logplain
-rw-r--r--dcore0_tpc0_cfg_special_regs.h5228logplain
-rw-r--r--dcore0_tpc0_eml_busmon_0_regs.h4177logplain
-rw-r--r--dcore0_tpc0_eml_etf_regs.h2614logplain
-rw-r--r--dcore0_tpc0_eml_funnel_regs.h1852logplain
-rw-r--r--dcore0_tpc0_eml_spmu_regs.h3742logplain
-rw-r--r--dcore0_tpc0_eml_stm_regs.h3160logplain
-rw-r--r--dcore0_tpc0_qm_arc_aux_regs.h18455logplain
-rw-r--r--dcore0_tpc0_qm_axuser_nonsecured_regs.h1839logplain
-rw-r--r--dcore0_tpc0_qm_cgm_regs.h681logplain
-rw-r--r--dcore0_tpc0_qm_regs.h28411logplain
-rw-r--r--dcore0_vdec0_brdg_ctrl_axuser_dec_regs.h1862logplain
-rw-r--r--dcore0_vdec0_brdg_ctrl_axuser_msix_abnrm_regs.h2023logplain
-rw-r--r--dcore0_vdec0_brdg_ctrl_axuser_msix_l2c_regs.h1977logplain
-rw-r--r--dcore0_vdec0_brdg_ctrl_axuser_msix_nrm_regs.h1977logplain
-rw-r--r--dcore0_vdec0_brdg_ctrl_axuser_msix_vcd_regs.h1977logplain
-rw-r--r--dcore0_vdec0_brdg_ctrl_masks.h28146logplain
-rw-r--r--dcore0_vdec0_brdg_ctrl_regs.h7529logplain
-rw-r--r--dcore0_vdec0_ctrl_special_regs.h5398logplain
-rw-r--r--dcore1_mme_ctrl_lo_regs.h4447logplain
-rw-r--r--dcore1_sync_mngr_glbl_regs.h34068logplain
-rw-r--r--dcore3_mme_ctrl_lo_regs.h4447logplain
-rw-r--r--gaudi2_blocks_linux_driver.h2456864logplain
-rw-r--r--gaudi2_regs.h26100logplain
-rw-r--r--nic0_qm0_cgm_regs.h639logplain
-rw-r--r--nic0_qm0_regs.h25285logplain
-rw-r--r--nic0_qm_arc_aux0_regs.h16727logplain
-rw-r--r--nic0_qpc0_regs.h22207logplain
-rw-r--r--nic0_umr0_0_completion_queue_ci_1_regs.h757logplain
-rw-r--r--nic0_umr0_0_unsecure_doorbell0_regs.h893logplain
-rw-r--r--pcie_aux_regs.h6788logplain
-rw-r--r--pcie_dbi_regs.h11032logplain
-rw-r--r--pcie_dec0_cmd_masks.h9405logplain
-rw-r--r--pcie_dec0_cmd_regs.h1850logplain
-rw-r--r--pcie_vdec0_brdg_ctrl_axuser_dec_regs.h1816logplain
-rw-r--r--pcie_vdec0_brdg_ctrl_axuser_msix_abnrm_regs.h1977logplain
-rw-r--r--pcie_vdec0_brdg_ctrl_axuser_msix_l2c_regs.h1931logplain
-rw-r--r--pcie_vdec0_brdg_ctrl_axuser_msix_nrm_regs.h1931logplain
-rw-r--r--pcie_vdec0_brdg_ctrl_axuser_msix_vcd_regs.h1931logplain
-rw-r--r--pcie_vdec0_brdg_ctrl_masks.h27248logplain
-rw-r--r--pcie_vdec0_brdg_ctrl_regs.h7299logplain
-rw-r--r--pcie_vdec0_ctrl_special_regs.h5228logplain
-rw-r--r--pcie_wrap_regs.h14625logplain
-rw-r--r--pcie_wrap_special_regs.h4718logplain
-rw-r--r--pdma0_core_ctx_axuser_regs.h1586logplain
-rw-r--r--pdma0_core_ctx_regs.h2260logplain
-rw-r--r--pdma0_core_masks.h15596logplain
-rw-r--r--pdma0_core_regs.h3670logplain
-rw-r--r--pdma0_core_special_masks.h5901logplain
-rw-r--r--pdma0_qm_arc_aux_regs.h16727logplain
-rw-r--r--pdma0_qm_axuser_nonsecured_regs.h1701logplain
-rw-r--r--pdma0_qm_axuser_secured_regs.h1632logplain
-rw-r--r--pdma0_qm_cgm_regs.h639logplain
-rw-r--r--pdma0_qm_masks.h45224logplain
-rw-r--r--pdma0_qm_regs.h25285logplain
-rw-r--r--pdma1_core_ctx_axuser_regs.h1586logplain
-rw-r--r--pdma1_qm_axuser_nonsecured_regs.h1701logplain
-rw-r--r--pmmu_hbw_stlb_masks.h14946logplain
-rw-r--r--pmmu_hbw_stlb_regs.h3759logplain
-rw-r--r--pmmu_pif_regs.h3233logplain
-rw-r--r--psoc_etr_masks.h10146logplain
-rw-r--r--psoc_etr_regs.h2222logplain
-rw-r--r--psoc_global_conf_masks.h65347logplain
-rw-r--r--psoc_global_conf_regs.h35389logplain
-rw-r--r--psoc_reset_conf_masks.h100195logplain
-rw-r--r--psoc_reset_conf_regs.h27900logplain
-rw-r--r--psoc_timestamp_regs.h1251logplain
-rw-r--r--rot0_desc_regs.h3262logplain
-rw-r--r--rot0_masks.h9894logplain
-rw-r--r--rot0_qm_arc_aux_regs.h16439logplain
-rw-r--r--rot0_qm_axuser_nonsecured_regs.h1678logplain
-rw-r--r--rot0_qm_cgm_regs.h632logplain
-rw-r--r--rot0_qm_regs.h24764logplain
-rw-r--r--rot0_regs.h2180logplain
-rw-r--r--xbar_edge_0_regs.h4834logplain
-rw-r--r--xbar_mid_0_regs.h4742logplain