summaryrefslogtreecommitdiff
path: root/drivers/virt
diff options
context:
space:
mode:
authorChristian Hewitt <christianshewitt@gmail.com>2018-11-06 00:08:20 +0100
committerStephen Boyd <sboyd@kernel.org>2018-11-08 10:12:46 -0800
commite2576c8bdfd462c34b8a46c0084e7c30b0851bf4 (patch)
tree5a9cb10d0477ffc29598096e655907884456d51c /drivers/virt
parentf98e8a572bddbf27032114127d2fcc78fa5e6a9d (diff)
clk: meson-gxbb: set fclk_div3 as CLK_IS_CRITICAL
On the Khadas VIM2 (GXM) and LePotato (GXL) board there are problems with reboot; e.g. a ~60 second delay between issuing reboot and the board power cycling (and in some OS configurations reboot will fail and require manual power cycling). Similar to 'commit c987ac6f1f088663b6dad39281071aeb31d450a8 ("clk: meson-gxbb: set fclk_div2 as CLK_IS_CRITICAL")' the SCPI Cortex-M4 Co-Processor seems to depend on FCLK_DIV3 being operational. Until commit 05f814402d6174369b3b29832cbb5eb5ed287059 ("clk: meson: add fdiv clock gates"), this clock was modeled and left on by the bootloader. We don't have precise documentation about the SCPI Co-Processor and its clock requirement so we are learning things the hard way. Marking this clock as critical solves the problem but it should not be viewed as final solution. Ideally, the SCPI driver should claim these clocks. We also depends on some clock hand-off mechanism making its way to CCF, to make sure the clock stays on between its registration and the SCPI driver probe. Fixes: 05f814402d61 ("clk: meson: add fdiv clock gates") Signed-off-by: Christian Hewitt <christianshewitt@gmail.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'drivers/virt')
0 files changed, 0 insertions, 0 deletions