1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/*
* (C) 2011 Dave Jones.
*
* Licensed under the terms of the GNU GPL License version 2.
*
*/
#include <stdio.h>
#include <unistd.h>
#include <sys/types.h>
#include "../x86info.h"
#include "Intel.h"
void dump_IDA_MSRs(struct cpudata *cpu)
{
unsigned long long val = 0;
unsigned int eax, ebx, ecx, edx;
if (!user_is_root)
return;
if (cpu->cpuid_level < 6)
return;
cpuid(cpu->number, 6, &eax, &ebx, &ecx, &edx);
printf("Dynamic Acceleration MSRs:\n");
printf(" Opportunistic performance operation ");
if ((eax & (1 << 1)) == 1)
printf("enabled by BIOS\n");
else
printf("disabled by BIOS (or not supported)\n");
if (read_msr(cpu->number, MSR_IA32_MISC_ENABLE, &val) != 1)
return;
if ((val & (1L << 38)) == 1) {
printf(" IA32_MISC_ENABLES[38] is 1 (disabled opportunistic performance operation)\n");
return;
}
if (read_msr(cpu->number, MSR_IA32_PERF_CTL, &val) != 1)
return;
printf(" IA32_PERF_CTL: ");
if ((val & (1L << 32)) == 1) {
printf("IDA/Turbo DISENGAGE=1, ");
}
printf("EIST Transition target: 0x%x\n", (unsigned int) val & 0xff);
if (ecx & (1 << 3)) { /* SETBH present ? */
if (read_msr(cpu->number, MSR_IA32_ENERGY_PERF_BIAS, &val) != 1)
return;
printf(" IA32_ENERGY_PERF_BIAS: ");
printf("hint=%d\n", (unsigned int) val & 0xf);
}
}
|
