1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
/*
* (C) 2001 Dave Jones.
*
* Licensed under the terms of the GNU GPL License version 2.
*
* Dump machine check registers.
*/
#include <stdio.h>
#include <unistd.h>
#include <sys/types.h>
#include "../x86info.h"
#include "AMD.h"
#define MCG_CAP 0x0179
#define MCG_STATUS 0x17a
#define MCG_CTL 0x17b
#define MC_CTL 0x0400
#define MC_STATUS 0x0401
#define MC_ADDR 0x402
#define MC_MISC 0x403
void decode_athlon_machine_check(int cpunum)
{
unsigned long long val, val2;
unsigned int banks, i, ctlp = 0;
if (!user_is_root)
return;
if (read_msr(cpunum, MCG_CAP, &val) != 1)
return;
ctlp = val & (1<<8);
if (ctlp == 0)
printf("Erk, MCG_CTL not present! :%016llx:\n", val);
banks = val & 0xf;
printf("Number of reporting banks : %d\n\n", banks);
if (read_msr(cpunum, MCG_STATUS, &val) == 1) {
if (val != 0) {
printf(" 31 23 15 7 \n");
printf("MCG_STATUS: ");
dumpmsr_bin (cpunum, MCG_STATUS, 32);
}
}
if ( ctlp && read_msr(cpunum, MCG_CTL, &val) == 1) {
printf("MCG_CTL:\n");
printf(" Data cache check %sabled\n", val & (1<<0) ? "en" : "dis");
if ((val & (1<<0)) == 1) {
if (read_msr(cpunum, MC_CTL, &val2) == 1) {
printf(" ECC 1 bit error reporting %sabled\n", val2 & (1<<0) ? "en" : "dis");
printf(" ECC multi bit error reporting %sabled\n", val2 & (1<<1) ? "en" : "dis");
printf(" Data cache data parity %sabled\n", val2 & (1<<2) ? "en" : "dis");
printf(" Data cache main tag parity %sabled\n", val2 & (1<<3) ? "en" : "dis");
printf(" Data cache snoop tag parity %sabled\n", val2 & (1<<4) ? "en" : "dis");
printf(" L1 TLB parity %sabled\n", val2 & (1<<5) ? "en" : "dis");
printf(" L2 TLB parity %sabled\n", val2 & (1<<6) ? "en" : "dis");
}
}
printf(" Instruction cache check %sabled\n", val & (1<<1) ? "en" : "dis");
if (((val & (1<<1)) == 2) && (banks>1)) {
if (read_msr(cpunum, MC_CTL+4, &val2) == 1) {
printf(" ECC 1 bit error reporting %sabled\n", val2 & (1<<0) ? "en" : "dis");
printf(" ECC multi bit error reporting %sabled\n", val2 & (1<<1) ? "en" : "dis");
printf(" Instruction cache data parity %sabled\n", val2 & (1<<2) ? "en" : "dis");
printf(" IC main tag parity %sabled\n", val2 & (1<<3) ? "en" : "dis");
printf(" IC snoop tag parity %sabled\n", val2 & (1<<4) ? "en" : "dis");
printf(" L1 TLB parity %sabled\n", val2 & (1<<5) ? "en" : "dis");
printf(" L2 TLB parity %sabled\n", val2 & (1<<6) ? "en" : "dis");
printf(" Predecode array parity %sabled\n", val2 & (1<<7) ? "en" : "dis");
printf(" Target selector parity %sabled\n", val2 & (1<<8) ? "en" : "dis");
printf(" Read data error %sabled\n", val2 & (1<<9) ? "en" : "dis");
}
}
printf(" Bus unit check %sabled\n", val & (1<<2) ? "en" : "dis");
if ((val & (1<<2)) == 4 && (banks>2)) {
if (read_msr(cpunum, MC_CTL+8, &val2) == 1) {
printf(" External L2 tag parity error %sabled\n", val2 & (1<<0) ? "en" : "dis");
printf(" L2 partial tag parity error %sabled\n", val2 & (1<<1) ? "en" : "dis");
printf(" System ECC TLB reload error %sabled\n", val2 & (1<<2) ? "en" : "dis");
printf(" L2 ECC TLB reload error %sabled\n", val2 & (1<<3) ? "en" : "dis");
printf(" L2 ECC K7 deallocate %sabled\n", val2 & (1<<4) ? "en" : "dis");
printf(" L2 ECC probe deallocate %sabled\n", val2 & (1<<5) ? "en" : "dis");
printf(" System datareaderror reporting %sabled\n", val2 & (1<<6) ? "en" : "dis");
}
}
printf(" Load/Store unit check %sabled\n", val & (1<<3) ? "en" : "dis");
if ((val & (1<<3)) == 8 && (banks>3)) {
if (read_msr(cpunum, MC_CTL+12, &val2) == 1) {
printf(" Read data error enable (loads) %sabled\n", val2 & (1<<0) ? "en" : "dis");
printf(" Read data error enable (stores) %sabled\n", val2 & (1<<1) ? "en" : "dis");
}
}
}
printf("\n");
printf(" 31 23 15 7 \n");
for (i=0; i<banks; i++) {
printf("Bank: %u (0x%x)\n", i, (unsigned int)MC_CTL+i*4);
printf("MC%uCTL: ", i);
dumpmsr_bin (cpunum, MC_CTL+i*4, 32);
printf("MC%uSTATUS: ", i);
dumpmsr_bin (cpunum, MC_STATUS+i*4, 32);
printf("MC%uADDR: ", i);
dumpmsr_bin (cpunum, MC_ADDR+i*4, 32);
printf("MC%uMISC: ", i);
dumpmsr_bin (cpunum, MC_MISC+i*4, 32);
printf("\n");
}
}
|
