summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_drv.h
AgeCommit message (Expand)AuthorFilesLines
2010-09-07drm/i915: Include a generation number in the device infoChris Wilson1-21/+6
2010-08-09drm/i915: Set up a render context on IronlakeZou Nan hai1-0/+1
2010-08-09drm/i915: Apply i830 errata for cursor alignmentChris Wilson1-1/+3
2010-08-09drm/i915: Enable aspect/centering panel fitting for Ironlake.Chris Wilson1-0/+2
2010-08-09drm/i915: Implement fair lru eviction across both rings. (v2)Chris Wilson1-0/+2
2010-08-09drm/i915: Move the eviction logic to its own file.Chris Wilson1-0/+6
2010-08-09drm/i915: Use a common seqno for all rings.Chris Wilson1-2/+1
2010-08-09drm/i915: Capture the overlay status upon a GPU hang.Chris Wilson1-2/+8
2010-08-09drm/i915: Use an uncommon name for the local dev_priv in macrosChris Wilson1-7/+7
2010-08-09drm/i915: Only emit flushes on active rings.Chris Wilson1-0/+3
2010-08-01drm/i915: Repeat unbinding during free if interrupted (v6)Chris Wilson1-0/+8
2010-08-01drm/i915: Refactor i915_gem_retire_requests()Chris Wilson1-2/+1
2010-08-01Merge remote branch 'origin/master' into drm-intel-nextEric Anholt1-0/+5
2010-08-01drm/i915: Use 128k alignment for untiled display surface on i965 (v2)Chris Wilson1-0/+4
2010-08-01drm/i915: Include instdone[1] in hangcheckChris Wilson1-0/+2
2010-08-01drm/i915: Sparse warns about the incorrect sign for storing bit17Chris Wilson1-1/+1
2010-08-01drm/i915: Silence sparse complaints over insufficient bitfield int types.Chris Wilson1-2/+2
2010-08-01drm/i915: Propagate error from i915_gem_object_flush_gpu_write_domain()Chris Wilson1-1/+1
2010-08-01drm/i915: Add frame buffer compression support on Ironlake mobileZhao Yakui1-0/+1
2010-08-01drm/i915: Fix watermark calculation in self-refresh modeZhao Yakui1-1/+2
2010-07-26drm/i915: add pipe A force quirks to i915 driverJesse Barnes1-0/+4
2010-07-26drm/i915: disable FBC when more than one pipe is activeJesse Barnes1-0/+1
2010-07-01Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/anh...Linus Torvalds1-1/+2
2010-06-18drm/i915: gen3 page flipping fixesJesse Barnes1-0/+1
2010-06-14drm/i915: Fix incorrect intel_ring_begin size in BSD ringbuffer.Zou Nan hai1-1/+1
2010-06-08drm/i915: fix oops on single crtc devices.Dave Airlie1-0/+1
2010-05-26drm/i915: Clean up leftover bits from hws move to ring structure.Eric Anholt1-3/+0
2010-05-26drm/i915: Add CxSR support on Pineview DDR3Li Peng1-1/+1
2010-05-26drm/i915: combine all small integers into one single bitfieldDaniel Vetter1-26/+49
2010-05-26drm/i915: add power monitoring supportJesse Barnes1-1/+19
2010-05-26drm/i915: implement BSD ring buffer V2Zou Nan hai1-0/+2
2010-05-26drm/i915: convert some gem structures to per-ring V2Zou Nan hai1-22/+17
2010-05-26drm/i915: introduce intel_ring_buffer structure (V2)Zou Nan hai1-55/+25
2010-05-26drm/i915: Rename dev_priv->ring to dev_priv->render_ring.Eric Anholt1-10/+10
2010-05-26drm/i915: Move ringbuffer-related code to intel_ringbuffer.c.Eric Anholt1-0/+18
2010-05-10drm/i915: move fence lru to struct drm_i915_fence_regDaniel Vetter1-3/+1
2010-05-10drm/i915: Fix DDC bus selection for multifunction SDVOAdam Jackson1-0/+1
2010-05-10Merge remote branch 'origin/master' into drm-intel-nextEric Anholt1-1/+9
2010-05-07drm/i915: Make fbc control wrapper functionsAdam Jackson1-1/+4
2010-04-22drm/i915: use PIPE_CONTROL instruction on Ironlake and Sandy BridgeJesse Barnes1-0/+4
2010-04-22drm/i915: cleanup FBC buffers at unload timeJesse Barnes1-0/+3
2010-04-20drm/i915: drop pointer to drm_gem_objectDaniel Vetter1-1/+0
2010-04-20drm/i915: don't use ->driver_private anymoreDaniel Vetter1-1/+1
2010-04-20drm/i915: embed the gem object into drm_i915_gem_objectDaniel Vetter1-0/+1
2010-04-20drm/i915: introduce i915_gem_alloc_objectDaniel Vetter1-0/+2
2010-04-20Merge branch 'drm-fbdev-cleanup' into drm-core-nextDave Airlie1-0/+5
2010-04-18drm/i915: Fix 82854 PCI ID, and treat it like other 85XAdam Jackson1-1/+2
2010-04-12drm/i915: enable DP/eDP for Sandybridge/CougarpointZhenyu Wang1-0/+1
2010-04-12drm/i915: Probe for PCH chipset typeZhenyu Wang1-0/+13
2010-04-12drm/i915: Sandybridge has no integrated TVZhenyu Wang1-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 08:08:07 +0000