index
:
~ramaling/linux
dg2_enabling_ww4.2
dg2_enabling_ww49.3
dg2_enabling_ww5.5
dg2_enabling_ww50.3
dg2_enabling_ww50.4
dg2_enabling_ww51.3
dg2_enabling_ww6.2
dg2_enabling_ww7.5
dg2_enabling_ww8.3
dg2_for_ci_ww8.5
drm-tip
drm_tip_ww49.2
flat-ccs-v4
flat-ccs-v5
flat-ccs-v6
flat-ccs-v7
flat-ccs-v8
flat-ccs-ww10.07
flat-ccs-ww10.2
flat-ccs-ww10.3
flat-ccs-ww10.5
flat-ccs-ww11.01
flat-ccs-ww12.02
flat-ccs-ww9.4
flat-ccs-ww9.4-wip
flat-ccs-ww9.7
igt_vm_bind_upstream_7
master
vm_bind_upstream_7
vm_bind_v2
vm_bind_v2_2
Ram's kernel repositories
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
mm
/
context.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-06-01
arm64: mm: Use better bitmap_zalloc()
Kefeng Wang
1
-4
/
+2
2020-09-28
arm64: mm: Pin down ASIDs for sharing mm with devices
Jean-Philippe Brucker
1
-6
/
+99
2020-08-23
treewide: Use fallthrough pseudo-keyword
Gustavo A. R. Silva
1
-1
/
+1
2020-07-30
arm64/mm: save memory access in check_and_switch_context() fast switch path
Pingfan Liu
1
-4
/
+6
2020-05-21
arm64: mm: Add asid_gen_match() helper
Jean-Philippe Brucker
1
-3
/
+5
2020-03-31
Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...
Linus Torvalds
1
-2
/
+30
2020-03-02
arm64: context: Fix ASID limit in boot messages
Jean-Philippe Brucker
1
-5
/
+15
2020-02-27
arm64: mm: convert cpu_do_switch_mm() to C
Mark Rutland
1
-2
/
+30
2020-01-16
arm64: context: Free up kernel ASIDs if KPTI is not in use
Vladimir Murzin
1
-8
/
+30
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234
Thomas Gleixner
1
-12
/
+1
2018-10-09
arm64: mm: Drop the unused cpu parameter
Shaokun Zhang
1
-4
/
+4
2018-09-18
arm64: mm: Support Common Not Private translations
Vladimir Murzin
1
-0
/
+3
2018-06-12
treewide: kzalloc() -> kcalloc()
Kees Cook
1
-1
/
+1
2018-01-23
arm64: Move BP hardening to check_and_switch_context
Marc Zyngier
1
-2
/
+3
2018-01-08
arm64: Add skeleton to harden the branch predictor against aliasing attacks
Will Deacon
1
-0
/
+2
2018-01-08
arm64: Move post_ttbr_update_workaround to C code
Marc Zyngier
1
-0
/
+9
2018-01-05
arm64: asid: Do not replace active_asids if already 0
Catalin Marinas
1
-8
/
+11
2017-12-11
arm64: mm: Allocate ASIDs in pairs
Will Deacon
1
-8
/
+17
2017-12-11
arm64: mm: Remove pre_ttbr0_update_workaround for Falkor erratum #E1003
Will Deacon
1
-11
/
+0
2017-12-01
arm64: context: Fix comments and remove pointless smp_wmb()
Will Deacon
1
-11
/
+12
2017-11-28
arm64: mm: cleanup stale AIVIVT references
Mark Rutland
1
-1
/
+4
2017-03-20
arm64: cache: Remove support for ASID-tagged VIVT I-caches
Will Deacon
1
-3
/
+0
2017-02-10
arm64: Work around Falkor erratum 1003
Christopher Covington
1
-0
/
+11
2016-11-21
arm64: Disable TTBR0_EL1 during normal kernel execution
Catalin Marinas
1
-1
/
+6
2016-06-21
arm64: update ASID limit
Jean-Philippe Brucker
1
-3
/
+6
2016-04-15
arm64: Add cpu_panic_kernel helper
Suzuki K Poulose
1
-2
/
+1
2016-03-04
arm64: make mrs_s prefixing implicit in read_cpuid
Mark Rutland
1
-1
/
+1
2016-02-25
arm64: Rename cpuid_feature field extract routines
Suzuki K Poulose
1
-1
/
+1
2016-02-25
arm64: Ensure the secondary CPUs have safe ASIDBits size
Suzuki K Poulose
1
-0
/
+18
2016-02-25
arm64: Add helper for extracting ASIDBits
Suzuki K Poulose
1
-13
/
+23
2016-02-18
arm64: cpufeature: Change read_cpuid() to use sysreg's mrs_s macro
James Morse
1
-1
/
+1
2015-11-26
arm64: mm: keep reserved ASIDs in sync with mm after multiple rollovers
Will Deacon
1
-12
/
+26
2015-10-07
arm64: mm: kill mm_cpumask usage
Will Deacon
1
-2
/
+0
2015-10-07
arm64: switch_mm: simplify mm and CPU checks
Will Deacon
1
-1
/
+1
2015-10-07
arm64: mm: rewrite ASID allocator and MM context-switching code
Will Deacon
1
-93
/
+145
2015-10-07
arm64: flush: use local TLB and I-cache invalidation
Will Deacon
1
-2
/
+2
2015-07-27
arm64: force CONFIG_SMP=y and remove redundant #ifdefs
Will Deacon
1
-16
/
+0
2015-06-12
arm64: Do not attempt to use init_mm in reset_context()
Catalin Marinas
1
-0
/
+8
2012-09-17
arm64: Process management
Catalin Marinas
1
-0
/
+159