summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r8a7792.dtsi
AgeCommit message (Expand)AuthorFilesLines
2018-09-28ARM: dts: Include R-Car Gen2 product name in DTSI filesMagnus Damm1-1/+1
2018-08-27ARM: dts: rcar-gen2: Convert to new DU DT bindingsLaurent Pinchart1-1/+0
2018-07-23ARM: dts: convert to SPDX identifier for Renesas boardsWolfram Sang1-4/+1
2018-05-14ARM: dts: r8a7792: Add PMU device nodeGeert Uytterhoeven1-0/+7
2018-04-25ARM: dts: r8a7792: Add RWDT nodeGeert Uytterhoeven1-0/+10
2018-04-25ARM: dts: r8a7792: Adjust SMP routine sizeFabrizio Castro1-1/+1
2018-02-12ARM: dts: r8a7792: sort subnodes of soc nodeSimon Horman1-249/+249
2018-01-04Merge tag 'renesas-dt2-for-v4.16' of https://git.kernel.org/pub/scm/linux/ker...Olof Johansson1-34/+30
2017-12-21Merge tag 'renesas-dt-for-v4.16' of ssh://gitolite.kernel.org/pub/scm/linux/k...Arnd Bergmann1-1/+2
2017-12-20ARM: dts: r8a7792: move timer node out of busSimon Horman1-12/+8
2017-12-20ARM: dts: r8a7792: sort root sub-nodes alphabeticallySimon Horman1-24/+24
2017-11-27ARM: dts: r8a7792: Use R-Car SDHI Gen2 fallback compat stringSimon Horman1-1/+2
2017-11-20ARM: dts: r8a779x: Add '#reset-cells' in cpg-mssrArnd Bergmann1-0/+1
2017-10-16ARM: dts: r8a7792: Add missing clock for secondary CA15 CPU coreGeert Uytterhoeven1-0/+1
2017-10-16ARM: dts: r8a7792: Use R-Car GPIO Gen2 fallback compat stringSimon Horman1-12/+12
2017-10-06ARM: dts: r8a7792: Use generic node name for VSP1 nodesGeert Uytterhoeven1-3/+3
2017-09-19ARM: dts: r8a7792: Add reset control propertiesGeert Uytterhoeven1-0/+45
2017-09-18ARM: dts: r8a7792: Convert to new CPG/MSSR bindingsGeert Uytterhoeven1-272/+61
2017-07-27ARM: dts: r8a7792: Reserve SRAM for the SMP jump stubGeert Uytterhoeven1-0/+8
2017-07-27ARM: dts: r8a7792: Add Inter Connect RAMGeert Uytterhoeven1-0/+10
2017-04-03ARM: dts: r8a7792: Correct Z clockGeert Uytterhoeven1-2/+9
2017-03-10ARM: dts: r8a7792: Add INTC-SYS clock to device treeGeert Uytterhoeven1-3/+8
2017-03-07ARM: dts: r8a7792: Remove unit-address and reg from integrated cacheGeert Uytterhoeven1-2/+1
2017-02-07ARM: DTS: Fix register map for virt-capable GICMarc Zyngier1-1/+1
2017-01-03ARM: dts: r8a7792: Use R-Car Gen 2 fallback binding for msiof nodesSimon Horman1-2/+4
2017-01-03ARM: dts: r8a7792: Use R-Car Gen 2 fallback binding for i2c nodesSimon Horman1-6/+12
2016-12-15Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...Linus Torvalds1-2/+54
2016-11-23ARM: dts: r8a7792: Add device node for PRRGeert Uytterhoeven1-0/+5
2016-11-04ARM: dts: r8a7792: add MSIOF supportSergei Shtylyov1-0/+30
2016-11-04ARM: dts: r8a7792: add MSIOF clocksSergei Shtylyov1-2/+19
2016-11-02ARM: dts: r8a7792: Add device node for RST moduleGeert Uytterhoeven1-0/+5
2016-09-05ARM: dts: r8a7792: add QSPI supportSergei Shtylyov1-0/+16
2016-09-05ARM: dts: r8a7792: add QSPI clockSergei Shtylyov1-2/+5
2016-08-23ARM: dts: r8a7792: add VSP1V supportSergei Shtylyov1-0/+24
2016-08-23ARM: dts: r8a7792: add VSP1V clocksSergei Shtylyov1-3/+8
2016-08-09ARM: dts: r8a7792: add DU supportSergei Shtylyov1-0/+28
2016-08-09ARM: dts: r8a7792: add DU clocksSergei Shtylyov1-2/+11
2016-08-09ARM: dts: r8a7792: fix misindented lineSergei Shtylyov1-1/+1
2016-08-09ARM: dts: r8a7792: add VIN supportSergei Shtylyov1-0/+66
2016-08-09ARM: dts: r8a7792: add VIN clocksSergei Shtylyov1-3/+17
2016-08-09ARM: dts: r8a7792: add I2C supportSergei Shtylyov1-0/+82
2016-08-09ARM: dts: r8a7792: add I2C clocksSergei Shtylyov1-2/+7
2016-08-09ARM: dts: r8a7792: add SDHI supportSergei Shtylyov1-0/+12
2016-08-09ARM: dts: r8a7792: add SD clocksSergei Shtylyov1-0/+16
2016-08-08ARM: dts: r8a7792: add CAN supportSergei Shtylyov1-0/+24
2016-08-08ARM: dts: r8a7792: add CAN clocksSergei Shtylyov1-2/+20
2016-08-08ARM: dts: r8a7792: add EtherAVB supportSergei Shtylyov1-0/+12
2016-08-08ARM: dts: r8a7792: add EtherAVB clocksSergei Shtylyov1-0/+16
2016-08-08ARM: dts: r8a7792: add GPIO supportSergei Shtylyov1-0/+168
2016-08-08ARM: dts: r8a7792: add GPIO clocksSergei Shtylyov1-0/+21
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 14:18:30 +0000