summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2012-11-11drm/i915: Report amount of usable graphics memory in MiBdrm-intel-next-2012-11-11Chris Wilson1-1/+1
2012-11-11drm/i915/i2c: Track users of GMBUS force-bitChris Wilson2-4/+7
2012-11-11drm/i915: Allocate the proper size for contexts.Ben Widawsky1-1/+1
2012-11-11drm/i915: Update load-detect failure paths for modeset-reworkChris Wilson1-7/+2
2012-11-11drm/i915: Clear unused fields of mode for framebuffer creationChris Wilson1-1/+1
2012-11-11drm/i915: Always calculate 8xx WM values based on a 32-bpp framebufferChris Wilson1-6/+11
2012-11-11drm/i915: Fix sparse warnings in from AGP kill codeBen Widawsky1-1/+1
2012-11-11drm/i915: Missed lock change with rps lockBen Widawsky1-1/+3
2012-11-11drm/i915: Move the remaining gtt codeBen Widawsky3-79/+76
2012-11-11drm/i915: flush system agent TLBs on SNBBen Widawsky2-2/+11
2012-11-11drm/i915: Kill off now unused gen6+ AGP codeBen Widawsky2-398/+11
2012-11-11drm/i915: Calculate correct stolen size for GEN7+Ben Widawsky2-1/+15
2012-11-11drm/i915: Stop using AGP layer for GEN6+Ben Widawsky7-50/+255
2012-11-11drm/i915: drop the double-OP_STOREDW usage in blt_ring_flushDaniel Vetter1-1/+1
2012-11-11drm/i915: don't rewrite the GTT on resume v4Jesse Barnes2-11/+33
2012-11-11drm/i915: protect RPS/RC6 related accesses (including PCU) with a new mutexJesse Barnes6-44/+41
2012-11-11drm/i915: put ring frequency and turbo setup into a work queue v5Jesse Barnes3-2/+31
2012-11-11drm/i915: don't block resume on fb console resume v2Jesse Barnes3-3/+34
2012-11-11drm/i915: extract l3_parity substruct from dev_privDaniel Vetter4-13/+17
2012-11-11drm/i915: move dri1 dungeon out of dev_privDaniel Vetter2-28/+31
2012-11-11drm/i915: move pwrctx/renderctx to the other ilk power stateDaniel Vetter3-23/+23
2012-11-11drm/i915: move dev_priv->(rps|ips) out of lineDaniel Vetter1-31/+36
2012-11-11drm/i915: move the suspend/resume register file out of dev_privDaniel Vetter3-491/+495
2012-11-11drm/i915: add clock gating regs to VLV offset check functionJesse Barnes1-0/+9
2012-11-11drm/i915: PIPE_CONTROL TLB invalidate requires CS stallJesse Barnes1-1/+1
2012-11-11drm/i915: TLB invalidation with MI_FLUSH_DW requires a post-sync op v3Jesse Barnes3-6/+26
2012-11-11drm/i915: implement WaDisablePSDDualDispatchEnable on IVB & VLVJesse Barnes3-0/+17
2012-11-11drm/i915: implement WaDisableVLVClockGating_VBIIssue on VLVJesse Barnes2-0/+9
2012-11-11drm/i915: implement WaForceL3Serialization on VLV and IVBJesse Barnes1-0/+4
2012-11-11drm/i915: implement WaDisableDopClockGatingisable on VLV and IVBJesse Barnes4-1/+26
2012-11-11drm/i915: implement WaDisableL3CacheAging on VLVJesse Barnes2-1/+2
2012-11-11drm/i915: fix Haswell FDI link disable pathPaulo Zanoni3-3/+30
2012-11-11drm/i915: fix Haswell FDI link training codePaulo Zanoni3-65/+82
2012-11-11drm/i915: remove HAS_eDP as unnecessary and inconsistent indirectionJani Nikula1-5/+5
2012-11-11drm/i915: set the correct number of FDI lanes on HaswellPaulo Zanoni1-2/+3
2012-11-11drm/i915: kill pch_init_clock_gating indirectionDaniel Vetter2-41/+38
2012-11-11drm/i915: implement WADP0ClockGatingDisableDaniel Vetter2-0/+10
2012-11-11drm/i915: CPT+ pch transcoder workaroundDaniel Vetter3-17/+27
2012-11-11drm/i915: drop unnecessary check from fdi_link_train codeDaniel Vetter1-9/+5
2012-11-11drm/i915: check whether the pch is the soulmate of the cpuDaniel Vetter1-0/+4
2012-11-11drm/i915: move panel connectors to the frontDaniel Vetter1-11/+7
2012-11-11drm: add helper to sort panels to the head of the connector listDaniel Vetter1-0/+18
2012-11-11drm/i915: don't assert disabled FDI before disabling the FDIPaulo Zanoni1-7/+2
2012-11-11drm/i915: don't call intel_disable_pch_pll on Haswell/LPTPaulo Zanoni1-1/+0
2012-11-11drm/i915: implement timing override workarounds on LPTPaulo Zanoni1-0/+10
2012-11-11drm/i915: use CPU and PCH transcoders on lpt_disable_pch_transcoderPaulo Zanoni1-10/+8
2012-11-11drm/i915: Add SURFLIVE register definitionsVille Syrjälä1-0/+7
2012-11-11drm/i915: use PIPECONF_INTERLACE_MASK_HSW on lpt_enable_pch_transcoderPaulo Zanoni1-1/+2
2012-11-11drm/i915: don't assert_pch_ports_disabled on LPTPaulo Zanoni1-3/+0
2012-11-11drm/i915: don't rely on previous values when setting LPT TRANSCONFPaulo Zanoni1-3/+2