index
:
~pgrunt/qemu
cdrom
master
virgl-spice
Fork of QEMU git://git.qemu-project.org/qemu.git
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-xtensa
/
op_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2014-12-17
target-xtensa: record available window in TB flags
Max Filippov
1
-18
/
+11
2014-11-10
target-xtensa: add missing window check for entry
Max Filippov
1
-0
/
+6
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
1
-1
/
+1
2014-06-05
softmmu: commonize helper definitions
Paolo Bonzini
1
-14
/
+1
2014-06-05
softmmu: move ALIGNED_ONLY to cpu.h
Paolo Bonzini
1
-1
/
+0
2014-06-05
softmmu: make do_unaligned_access a method of CPU
Paolo Bonzini
1
-6
/
+4
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
1
-1
/
+1
2014-03-13
cputlb: Change tlb_set_page() argument to CPUState
Andreas Färber
1
-4
/
+4
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-1
/
+3
2014-03-13
cputlb: Change tlb_flush_page() argument to CPUState
Andreas Färber
1
-4
/
+6
2014-03-13
exec: Change cpu_watchpoint_{insert,remove{,_by_ref,_all}} argument
Andreas Färber
1
-3
/
+6
2014-03-13
translate-all: Change cpu_restore_state() argument to CPUState
Andreas Färber
1
-2
/
+4
2014-03-13
cpu-exec: Change cpu_loop_exit() argument to CPUState
Andreas Färber
1
-2
/
+2
2014-03-13
exec: Change tlb_fill() argument to CPUState
Andreas Färber
1
-2
/
+4
2014-03-13
cpu: Move exception_index field from CPU_COMMON to CPUState
Andreas Färber
1
-1
/
+3
2014-02-24
target-xtensa: add basic checks to icache opcodes
Max Filippov
1
-0
/
+5
2014-02-11
exec: Make tb_invalidate_phys_addr input an AS
Edgar E. Iglesias
1
-1
/
+2
2013-09-02
target: Include softmmu_exec.h where forgotten
Richard Henderson
1
-0
/
+1
2013-08-22
aio / timers: Switch entire codebase to the new timer API
Alex Bligh
1
-1
/
+1
2013-07-29
target-xtensa: avoid double-stopping at breakpoints
Max Filippov
1
-0
/
+3
2013-07-29
target-xtensa: add fallthrough markers
Max Filippov
1
-0
/
+2
2013-06-28
cpu: Turn cpu_dump_{state,statistics}() into CPUState hooks
Andreas Färber
1
-1
/
+3
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-1
/
+4
2012-12-19
misc: move include files to include/qemu/
Paolo Bonzini
1
-1
/
+1
2012-12-19
exec: move include files to include/exec/
Paolo Bonzini
1
-4
/
+4
2012-12-16
exec: refactor cpu_restore_state
Blue Swirl
1
-12
/
+2
2012-12-08
target-xtensa: implement ATOMCTL SR
Max Filippov
1
-0
/
+57
2012-09-22
target-xtensa: implement FP1 group
Max Filippov
1
-0
/
+47
2012-09-22
target-xtensa: implement FP0 conversions
Max Filippov
1
-0
/
+37
2012-09-22
target-xtensa: implement FP0 arithmetic
Max Filippov
1
-0
/
+37
2012-09-22
target-xtensa: add FP registers
Max Filippov
1
-0
/
+13
2012-06-10
target-xtensa: switch to AREG0-free mode
Max Filippov
1
-95
/
+90
2012-06-09
target-xtensa: update autorefill TLB entries conditionally
Max Filippov
1
-2
/
+2
2012-06-09
target-xtensa: extract TLB entry setting method
Max Filippov
1
-4
/
+11
2012-06-09
target-xtensa: flush TLB page for new MMU mapping
Max Filippov
1
-0
/
+1
2012-04-14
target-xtensa: fix tb invalidation for IBREAK and LOOP
Max Filippov
1
-11
/
+18
2012-04-14
Use uintptr_t for various op related functions
Blue Swirl
1
-5
/
+4
2012-04-14
target-xtensa: Move helpers.h to helper.h
Lluís Vilanova
1
-1
/
+1
2012-03-14
target-xtensa: Don't overuse CPUState
Andreas Färber
1
-15
/
+15
2012-02-20
target-xtensa: add DBREAK data breakpoints
Max Filippov
1
-0
/
+62
2012-02-18
target-xtensa: implement instruction breakpoints
Max Filippov
1
-0
/
+38
2011-10-15
target-xtensa: fix guest hang on masked CCOMPARE interrupt
Max Filippov
1
-15
/
+3
2011-10-01
softmmu_header: pass CPUState to tlb_fill
Blue Swirl
1
-2
/
+3
2011-09-10
target-xtensa: implement memory protection options
Max Filippov
1
-6
/
+295
2011-09-10
target-xtensa: implement interrupt option
Max Filippov
1
-0
/
+46
2011-09-10
target-xtensa: implement unaligned exception option
Max Filippov
1
-0
/
+26
2011-09-10
target-xtensa: implement loop option
Max Filippov
1
-0
/
+20
2011-09-10
target-xtensa: implement windowed registers
Max Filippov
1
-0
/
+192
2011-09-10
target-xtensa: implement exceptions
Max Filippov
1
-0
/
+29
2011-09-10
target-xtensa: implement shifts (ST1 and RST1 groups)
Max Filippov
1
-0
/
+14
[next]