summaryrefslogtreecommitdiff
path: root/drivers/clk/meson
AgeCommit message (Expand)AuthorFilesLines
2017-05-16clk: meson: gxbb: fix build error without RESET_CONTROLLERTobias Regnery1-0/+1
2017-05-10Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds9-49/+1150
2017-05-09Merge tag 'armsoc-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds1-7/+14
2017-04-07clk: meson: mpll: use 64bit math in rate_from_paramsMartin Blumenstingl1-1/+1
2017-04-07clk: meson: mpll: fix division by zero in rate_from_paramsMartin Blumenstingl1-11/+15
2017-04-07clk: meson: gxbb: add cts_i958 clockJerome Brunet2-1/+23
2017-04-07clk: meson: gxbb: add cts_mclk_i958Jerome Brunet2-1/+56
2017-04-07clk: meson: gxbb: add cts_amclkJerome Brunet2-1/+71
2017-04-07clk: meson: add audio clock divider supportJerome Brunet3-1/+155
2017-04-07clk: meson: gxbb: protect against holes in the onecell_data arrayJerome Brunet1-0/+4
2017-04-04Merge branch 'v4.12/clk-drivers' into v4.12/clkKevin Hilman7-48/+840
2017-04-04clk: meson-gxbb: Add GXL/GXM GP0 VariantNeil Armstrong2-28/+275
2017-04-04clk: meson-gxbb: Add GP0 PLL init parametersNeil Armstrong1-0/+13
2017-04-04clk: meson: Add support for parameters for specific PLLsNeil Armstrong2-2/+74
2017-04-04clk: meson-gxbb: Add MALI clocksNeil Armstrong1-0/+139
2017-04-04clk: meson-gxbb: Expose GP0 dt-bindings clock idNeil Armstrong1-1/+1
2017-04-04clk: meson-gxbb: Add MALI clock IDSNeil Armstrong1-1/+8
2017-04-04dt-bindings: clk: gxbb: expose i2s output clock gatesJerome Brunet1-5/+5
2017-03-27clk: meson: mpll: correct N2 maximum valueJerome Brunet1-1/+1
2017-03-27clk: meson8b: add the mplls clocks 0, 1 and 2Jerome Brunet2-1/+122
2017-03-27clk: meson: gxbb: mpll: use rw operationJerome Brunet1-3/+3
2017-03-27clk: meson: mpll: add rw operationJerome Brunet3-6/+180
2017-03-27clk: gxbb: put dividers and muxes in tablesJerome Brunet1-8/+20
2017-03-27clk: meson8b: put dividers and muxes in tablesJerome Brunet1-4/+18
2017-03-27clk: meson: add missing const qualifiers on gate arraysJerome Brunet2-2/+2
2017-03-27clk: meson: fix SET_PARM macroJerome Brunet1-1/+1
2017-03-16clk: meson-gxbb: expose clock CLKID_RNG0Heiner Kallweit1-1/+1
2017-03-03Merge tag 'armsoc-late' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds2-6/+57
2017-01-27clk: gxbb: fix CLKID_ETH defined twicejbrunet1-1/+1
2017-01-26clk: meson8b: fix clk81 register addressJerome Brunet1-1/+0
2017-01-23clk: gxbb: add the SAR ADC clocks and expose themMartin Blumenstingl2-3/+54
2017-01-18clk: meson-gxbb: Export HDMI clocksNeil Armstrong1-2/+2
2016-10-07Merge tag 'armsoc-late' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds1-9/+9
2016-09-14clk: gxbb: expose i2c clocksJerome Brunet1-2/+2
2016-09-14clk: gxbb: expose USB clocksMartin Blumenstingl1-5/+5
2016-09-14clk: gxbb: expose spifc clockJerome Brunet1-1/+1
2016-09-14clk: gxbb: expose MPLL2 clock for use by DTMartin Blumenstingl1-1/+1
2016-09-14clk: meson: fix CLKID_GCLK_VENCI_INT typoArnd Bergmann1-1/+1
2016-09-14meson: clk: Use builtin_platform_driver to simplify the codeWei Yongjun1-5/+1
2016-09-02Merge branch 'clk-meson-gxbb' into clk-nextMichael Turquette6-119/+503
2016-09-02clk: meson-gxbb: Export PWM related clocks for DTNeil Armstrong1-3/+3
2016-09-01meson: clk: Add support for clock gatesAlexander Müller2-0/+254
2016-09-01gxbb: clk: Adjust MESON_GATE macro to be shared with meson8bAlexander Müller2-85/+85
2016-09-01clk: meson: Copy meson8b CLKID defines to private header fileAlexander Müller2-1/+107
2016-09-01meson: clk: Rename register names according to Amlogic datasheetAlexander Müller2-19/+18
2016-09-01meson: clk: Move register definitions to meson8b.hAlexander Müller2-16/+41
2016-09-01clk: meson: Rename meson8b-clkc.c to reflect gxbb naming conventionAlexander Müller2-1/+1
2016-09-01Merge remote-tracking branch 'clk/clk-meson-gxbb-ao' into clk-meson-gxbbMichael Turquette2-1/+192
2016-08-24Merge branch 'clk-meson-gxbb-ao' into clk-nextStephen Boyd1-1/+1
2016-08-24clk: meson: Fix invalid use of sizeof in gxbb_aoclkc_probe()Wei Yongjun1-1/+1