1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
|
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/ati/atimach64i2c.c,v 1.1 2003/07/24 22:08:28 tsi Exp $ */
/*
* Copyright 2003 through 2004 by Marc Aurele La France (TSI @ UQV), tsi@xfree86.org
*
* Permission to use, copy, modify, distribute, and sell this software and its
* documentation for any purpose is hereby granted without fee, provided that
* the above copyright notice appear in all copies and that both that copyright
* notice and this permission notice appear in supporting documentation, and
* that the name of Marc Aurele La France not be used in advertising or
* publicity pertaining to distribution of the software without specific,
* written prior permission. Marc Aurele La France makes no representations
* about the suitability of this software for any purpose. It is provided
* "as-is" without express or implied warranty.
*
* MARC AURELE LA FRANCE DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
* INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO
* EVENT SHALL MARC AURELE LA FRANCE BE LIABLE FOR ANY SPECIAL, INDIRECT OR
* CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
* DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
* PERFORMANCE OF THIS SOFTWARE.
*/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include "ati.h"
#include "atichip.h"
#include "atii2c.h"
#include "atimach64i2c.h"
#include "atimach64io.h"
#include "atituner.h"
/* MPP_CONFIG register values */
#define MPP_INIT pATI->NewHW.mpp_config
#define MPP_WRITE (MPP_INIT )
#define MPP_WRITEINC (MPP_INIT | (MPP_AUTO_INC_EN ))
#define MPP_READ (MPP_INIT | ( MPP_BUFFER_MODE_PREFETCH))
#define MPP_READINC (MPP_INIT | (MPP_AUTO_INC_EN | MPP_BUFFER_MODE_PREFETCH))
/*
* ATIMach64MPPWaitForIdle --
*
* Support function to wait for the Multimedia Peripheral Port to become idle.
* Currently, this function's return value indicates whether or not the port
* became idle within 512 polling iterations. For now, this value is ignored
* by the rest of the code, but might be used in the future.
*/
static Bool
ATIMach64MPPWaitForIdle
(
ATIPtr pATI
)
{
CARD32 Count = 0x0200;
while (in8(MPP_CONFIG + 3) & GetByte(MPP_BUSY, 3))
{
if (!--Count)
return FALSE;
usleep(1); /* XXX Excessive? */
}
return TRUE;
}
/*
* ATIMach64MPPSetAddress --
*
* Sets a 16-bit ImpacTV address on the Multimedia Peripheral Port.
*/
static void
ATIMach64MPPSetAddress
(
ATIPtr pATI,
CARD16 Address
)
{
ATIMach64MPPWaitForIdle(pATI);
outr(MPP_CONFIG, MPP_WRITEINC);
outr(MPP_ADDR, 0x00000008U);
out8(MPP_DATA, (CARD8)Address);
ATIMach64MPPWaitForIdle(pATI);
out8(MPP_DATA, (CARD8)(Address >> 8));
ATIMach64MPPWaitForIdle(pATI);
outr(MPP_CONFIG, MPP_WRITE);
outr(MPP_ADDR, 0x00000018U);
ATIMach64MPPWaitForIdle(pATI);
}
/*
* ATIMach64ImpacTVProbe --
*
* This probes for an ImpacTV chip and returns its chip ID, or 0.
*/
static int
ATIMach64ImpacTVProbe
(
int iScreen,
ATIPtr pATI
)
{
CARD8 ChipID = 0;
/* Assume ATIModePreInit() has already been called */
outr(MPP_STROBE_SEQ, pATI->NewHW.mpp_strobe_seq);
outr(TVO_CNTL, pATI->NewHW.tvo_cntl);
outr(MPP_CONFIG, MPP_READ);
ATIMach64MPPWaitForIdle(pATI);
outr(MPP_ADDR, 0x0000000AU);
if (!(ChipID = in8(MPP_DATA)))
{
ATIMach64MPPWaitForIdle(pATI);
outr(MPP_ADDR, 0x00000023U);
if ((ChipID = in8(MPP_DATA)) != 0x54U)
{
ATIMach64MPPWaitForIdle(pATI);
outr(MPP_ADDR, 0x0000000BU);
ChipID = in8(MPP_DATA);
}
}
ATIMach64MPPWaitForIdle(pATI);
outr(MPP_CONFIG, MPP_WRITE);
if (ChipID)
xf86DrvMsg(iScreen, X_PROBED, "ImpacTV chip ID 0x%02X detected.\n",
ChipID);
return (int)(CARD16)ChipID;
}
/*
* ATIMach64ImpacTVSetBits --
*
* Controls I2C SDA and SCL lines through ImpacTV.
*/
static void
ATIMach64ImpacTVSetBits
(
ATII2CPtr pATII2C,
ATIPtr pATI,
CARD32 Bits
)
{
pATII2C->I2CCur = Bits;
ATIMach64MPPSetAddress(pATI, IT_I2C_CNTL);
outr(MPP_CONFIG, MPP_WRITE);
out8(MPP_DATA, (CARD8)Bits);
ATIMach64MPPWaitForIdle(pATI);
}
/*
* ATIMach64ImpacTVGetBits --
*
* Returns the status of an ImpacTV's I2C control lines.
*/
static CARD32
ATIMach64ImpacTVGetBits
(
ATIPtr pATI
)
{
ATIMach64MPPSetAddress(pATI, IT_I2C_CNTL);
outr(MPP_CONFIG, MPP_READ);
ATIMach64MPPWaitForIdle(pATI);
return in8(MPP_DATA);
}
/*
* ATIMach64I2C_CNTLSetBits --
*
* Controls SDA and SCL lines through a 3D Rage Pro's hardware assisted I2C.
*/
static void
ATIMach64I2C_CNTLSetBits
(
ATII2CPtr pATII2C,
ATIPtr pATI,
CARD32 Bits
)
{
pATII2C->I2CCur = Bits;
out8(I2C_CNTL_0 + 1, (CARD8)Bits);
}
/*
* ATIMach64I2C_CNTLGetBits --
*
* Returns the status of a 3D Rage Pro's hardware assisted I2C control lines.
*/
static CARD32
ATIMach64I2C_CNTLGetBits
(
ATIPtr pATI
)
{
return in8(I2C_CNTL_0 + 1);
}
/*
* ATIMach64GP_IOSetBits --
*
* Controls SDA and SCL control lines through a Mach64's GP_IO register.
*/
static void
ATIMach64GP_IOSetBits
(
ATII2CPtr pATII2C,
ATIPtr pATI,
CARD32 Bits
)
{
pATII2C->I2CCur = Bits;
outr(GP_IO, Bits);
}
/*
* ATIMach64GP_IOGetBits --
*
* Returns the status of I2C control lines through a Mach64's GP_IO register.
*/
static CARD32
ATIMach64GP_IOGetBits
(
ATIPtr pATI
)
{
return inr(GP_IO);
}
#define GPIO1_MASK \
(DAC_GIO_STATE_1 | DAC_GIO_DIR_1)
#define GPIO2_MASK \
(GEN_GIO2_DATA_OUT | GEN_GIO2_DATA_IN | GEN_GIO2_WRITE)
/*
* ATIMach64DAC_GENSetBits --
*
* Controls SDA and SCL control lines through a Mach64's GEN_TEST_CNTL and
* DAC_CNTL registers.
*/
static void
ATIMach64DAC_GENSetBits
(
ATII2CPtr pATII2C,
ATIPtr pATI,
CARD32 Bits
)
{
CARD32 tmp;
pATII2C->I2CCur = Bits;
tmp = inr(DAC_CNTL) & ~GPIO1_MASK;
outr(DAC_CNTL, tmp | (Bits & GPIO1_MASK));
tmp = inr(GEN_TEST_CNTL) & ~GPIO2_MASK;
outr(GEN_TEST_CNTL, tmp | (Bits & GPIO2_MASK));
}
/*
* ATIMach64DAC_GENGetBits --
*
* Returns the status of I2C control lines through a Mach64's GEN_TEST_CNTL and
* DAC_CNTL registers.
*/
static CARD32
ATIMach64DAC_GENGetBits
(
ATIPtr pATI
)
{
return (inr(DAC_CNTL) & GPIO1_MASK) | (inr(GEN_TEST_CNTL) & GPIO2_MASK);
}
/*
* ATITVAddOnProbe --
*
* Probe for an ATI-TV add-on card at specific addresses on an I2C bus.
*/
static Bool
ATITVAddOnProbe
(
ScrnInfoPtr pScreenInfo,
ATIPtr pATI,
I2CBusPtr pI2CBus
)
{
I2CDevPtr pI2CDev = xnfcalloc(1, SizeOf(I2CDevRec));
int Index;
I2CByte tmp;
static const CARD8 ATITVAddOnAddresses[] = {0x70, 0x40, 0x78, 0x72, 0x42};
pI2CDev->DevName = "ATI-TV Add-on";
pI2CDev->pI2CBus = pI2CBus;
pI2CDev->StartTimeout = pI2CBus->StartTimeout;
pI2CDev->BitTimeout = pI2CBus->BitTimeout;
pI2CDev->AcknTimeout = pI2CBus->AcknTimeout;
pI2CDev->ByteTimeout = pI2CBus->ByteTimeout;
for (Index = 0; Index < NumberOf(ATITVAddOnAddresses); Index++)
{
pI2CDev->SlaveAddr = ATITVAddOnAddresses[Index];
if (xf86I2CFindDev(pI2CBus, pI2CDev->SlaveAddr))
continue;
tmp = 0xFFU;
if (!(*pI2CBus->I2CWriteRead)(pI2CDev, &tmp, 1, NULL, 0) ||
!(*pI2CBus->I2CWriteRead)(pI2CDev, NULL, 0, &tmp, 1) ||
(tmp == 0xFFU) || ((tmp = tmp & 0x1FU) == /*ATI_TUNER_NONE*/0))
continue;
if (!xf86I2CDevInit(pI2CDev))
{
xf86DrvMsg(pScreenInfo->scrnIndex, X_WARNING,
"Failed to register I2C device for ATI-TV add-on.\n");
break;
}
if (pATI->Tuner != tmp)
{
if (pATI->Tuner != ATI_TUNER_NONE)
xf86DrvMsg(pScreenInfo->scrnIndex, X_WARNING,
"Tuner type mismatch: BIOS 0x%x, ATI-TV 0x%x.\n",
pATI->Tuner, tmp);
pATI->Tuner = tmp;
}
xf86DrvMsg(pScreenInfo->scrnIndex, X_PROBED,
"%s tuner detected on ATI-TV add-on adapter at I2C bus address"
" 0x%2x.\n", ATITuners[pATI->Tuner].name, pI2CDev->SlaveAddr);
return TRUE;
}
xfree(pI2CDev);
return FALSE;
}
/*
* ATIMach64I2CPreInit --
*
* This function potentially allocates an I2CBusRec and initialises it with
* ATI-specific and Mach64-specific information.
*/
void
ATIMach64I2CPreInit
(
ScrnInfoPtr pScreenInfo,
ATIPtr pATI
)
{
I2CBusPtr pI2CBus;
ATII2CPtr pATII2C;
if (pATI->Chip < ATI_CHIP_264CT)
return;
/* Create an I2CBusRec and generically prime it */
if (!(pI2CBus = ATICreateI2CBusRec(pScreenInfo->scrnIndex, pATI, "Mach64")))
return;
pATII2C = pI2CBus->DriverPrivate.ptr;
switch (pATI->Chip)
{
case ATI_CHIP_264GTPRO:
case ATI_CHIP_264LTPRO:
case ATI_CHIP_264XL:
case ATI_CHIP_MOBILITY:
/*
* These have I2C-specific registers. Assume older I2C access
* mechanisms are inoperative.
*/
pATII2C->I2CSetBits = ATIMach64I2C_CNTLSetBits;
pATII2C->I2CGetBits = ATIMach64I2C_CNTLGetBits;
pATII2C->SCLDir = pATII2C->SDADir = 0;
pATII2C->SCLGet = pATII2C->SCLSet = GetByte(I2C_CNTL_SCL, 1);
pATII2C->SDAGet = pATII2C->SDASet = GetByte(I2C_CNTL_SDA, 1);
out8(I2C_CNTL_1 + 2, GetByte(I2C_SEL, 2));
out8(I2C_CNTL_0 + 0,
GetByte(I2C_CNTL_STAT | I2C_CNTL_HPTR_RST, 0));
break;
case ATI_CHIP_264VTB:
case ATI_CHIP_264GTB:
case ATI_CHIP_264VT3:
case ATI_CHIP_264GTDVD:
case ATI_CHIP_264LT:
case ATI_CHIP_264VT4:
case ATI_CHIP_264GT2C:
/* If an ImpacTV chip is found, use it to provide I2C access */
if (ATIMach64ImpacTVProbe(pScreenInfo->scrnIndex, pATI))
{
pATII2C->I2CSetBits = ATIMach64ImpacTVSetBits;
pATII2C->I2CGetBits = ATIMach64ImpacTVGetBits;
pATII2C->SCLDir = IT_SCL_DIR;
pATII2C->SCLGet = IT_SCL_GET;
pATII2C->SCLSet = IT_SCL_SET;
pATII2C->SDADir = IT_SDA_DIR;
pATII2C->SDAGet = IT_SDA_GET;
pATII2C->SDASet = IT_SDA_SET;
ATIMach64MPPSetAddress(pATI, IT_I2C_CNTL);
outr(MPP_CONFIG, MPP_WRITEINC);
out8(MPP_DATA, 0x00U);
out8(MPP_DATA, 0x55U);
out8(MPP_DATA, 0x00U);
out8(MPP_DATA, 0x00U);
ATIMach64MPPWaitForIdle(pATI);
break;
}
/* Otherwise, fall through to the older case */
case ATI_CHIP_264VT:
case ATI_CHIP_264GT:
/* First try GIO pins 11 (clock) and 4 (data) */
pATII2C->I2CSetBits = ATIMach64GP_IOSetBits;
pATII2C->I2CGetBits = ATIMach64GP_IOGetBits;
pATII2C->SCLDir = GP_IO_DIR_B;
pATII2C->SCLGet = pATII2C->SCLSet = GP_IO_B;
pATII2C->SDADir = GP_IO_DIR_4;
pATII2C->SDAGet = pATII2C->SDASet = GP_IO_4;
if (ATITVAddOnProbe(pScreenInfo, pATI, pI2CBus))
break;
/* Next, try pins 10 (clock) and 12 (data) */
pATII2C->SCLDir = GP_IO_DIR_A;
pATII2C->SCLGet = pATII2C->SCLSet = GP_IO_A;
pATII2C->SDADir = GP_IO_DIR_C;
pATII2C->SDAGet = pATII2C->SDASet = GP_IO_C;
if (ATITVAddOnProbe(pScreenInfo, pATI, pI2CBus))
break;
/* Otherwise, fall back to ATI's first I2C implementation */
default:
/*
* First generation integrated controllers access GIO pin 1 (clock)
* though DAC_CNTL, and pin 2 (data) through GEN_TEST_CNTL.
*/
pATII2C->I2CSetBits = ATIMach64DAC_GENSetBits;
pATII2C->I2CGetBits = ATIMach64DAC_GENGetBits;
pATII2C->SCLDir = DAC_GIO_DIR_1;
pATII2C->SCLGet = pATII2C->SCLSet = DAC_GIO_STATE_1;
pATII2C->SDADir = GEN_GIO2_WRITE;
pATII2C->SDAGet = GEN_GIO2_DATA_IN;
pATII2C->SDASet = GEN_GIO2_DATA_OUT;
(void)ATITVAddOnProbe(pScreenInfo, pATI, pI2CBus);
break;
}
}
|