summaryrefslogtreecommitdiff
path: root/src/amd
AgeCommit message (Expand)AuthorFilesLines
2017-03-17radv/ac: Fix shared memory offset calculationAlex Smith1-1/+1
2017-03-17radv: Fix using more than 4 bound descriptor setsJames Legg1-1/+3
2017-03-17radv: make sure gs copy shader is retrieved from the cache with the variantTimothy Arceri1-4/+9
2017-03-17radv: fallback to an in-memory cache when no pipline cache is providedTimothy Arceri3-6/+13
2017-03-17radv: always create an fallback pipeline cacheTimothy Arceri2-0/+20
2017-03-17radv: move cache check inside insert and search functionsTimothy Arceri2-16/+20
2017-03-16Revert "radv: Emit cache flushes before CP DMA."Bas Nieuwenhuizen1-3/+0
2017-03-15radv: do not open random render node(s)Emil Velikov1-12/+36
2017-03-15radv/winsys: use drmGetDevice2 APIEmil Velikov1-2/+2
2017-03-15util/sha1: rework _mesa_sha1_{init,final}Emil Velikov2-15/+15
2017-03-15radv: Remove unused descriptor set field.Bas Nieuwenhuizen1-1/+0
2017-03-15radv: trivial tidy upsTimothy Arceri2-5/+2
2017-03-15radv/ac: workaround regression in llvm 4.0 releaseDave Airlie1-1/+12
2017-03-15radv/ac: gather4 cube workaround integerDave Airlie1-1/+71
2017-03-15radv: Set driver version to mesa version;Bas Nieuwenhuizen1-1/+23
2017-03-15radv: Increase api version to 1.0.42.Bas Nieuwenhuizen1-1/+1
2017-03-14radv: Flush before copying with PKT3_WRITE_DATA in CmdUpdateBufferAlex Smith1-0/+2
2017-03-14radv: Emit cache flushes before CP DMA.Bas Nieuwenhuizen1-0/+3
2017-03-14nir: Rework conversion opcodesJason Ekstrand2-17/+13
2017-03-14radv: setup llvm target data layoutDave Airlie1-0/+7
2017-03-13radv: Reinitialise loaderMagic when allocating a cached command bufferAlex Smith1-0/+1
2017-03-13vulkan/wsi: Generate wayland protocol headers separately from EGLJason Ekstrand1-3/+0
2017-03-13radv/wsi: Don't include wayland headersEmil Velikov1-3/+0
2017-03-13radv: Store shaders in VRAM.Bas Nieuwenhuizen2-2/+2
2017-03-13radv/ac: move to new image intrinsics.Dave Airlie1-145/+77
2017-03-13radv: disabled scaled formats for transfers.Dave Airlie1-7/+10
2017-03-10amd: remove shebang from python scriptsEmil Velikov3-3/+0
2017-03-10amd: remove execute bit from python scriptsEmil Velikov3-0/+0
2017-03-09radv: Don't flush the CB before doing a fast clear eliminate.Bas Nieuwenhuizen1-2/+0
2017-03-09radv: Don't emit cache flushes on subpass switch.Bas Nieuwenhuizen3-6/+0
2017-03-09radv: Only flush for the needed stages, and before the flushes.Bas Nieuwenhuizen1-6/+1
2017-03-09radv: Don't invalidate CB/DB for images that aren't modified outside CB/DB.Bas Nieuwenhuizen1-9/+19
2017-03-09radv: Flush more caches after writes.Bas Nieuwenhuizen1-3/+9
2017-03-09radv: Don't flush for fixed-function reading.Bas Nieuwenhuizen1-1/+0
2017-03-09radv: Invalidate the correct caches for CB/DB dst barriers.Bas Nieuwenhuizen1-5/+11
2017-03-09radv: Determine cache flushes per object.Bas Nieuwenhuizen1-17/+19
2017-03-09radv/ac: fixup texture coord to have right number of channels.Dave Airlie2-4/+4
2017-03-08radv: remove duplicate initialization of alphaToOne featureDamien Grassart1-1/+0
2017-03-08radv: disable mip point pre clamping.Dave Airlie1-1/+1
2017-03-07radv/ac: fix multiple descriptor sets with dynamic buffersFredrik Höglund1-3/+5
2017-03-07radv: fix the size of the dynamic_buffers arrayFredrik Höglund1-1/+1
2017-03-07radv: fix the dynamic buffer index in vkCmdBindDescriptorSetsFredrik Höglund1-1/+1
2017-03-07build: Replace NEED_RADEON_LLVM with HAVE_GALLIUM_LLVM.Matt Turner1-1/+1
2017-03-07radv: Use the subresource range in HTILE initialization.Bas Nieuwenhuizen2-7/+12
2017-03-07radv: Use winsys HTILE info.Bas Nieuwenhuizen6-87/+18
2017-03-07radv/amdgpu: Let addrlib calculate the HTILE parameters.Bas Nieuwenhuizen2-0/+31
2017-03-07amd/common: document PREDICATION OP 3 as 64-bit bool.Dave Airlie1-0/+1
2017-03-07radv: handle z offset for 3d image <-> buffer copies.Dave Airlie1-0/+4
2017-03-07radv: move fast clear before resolve into own loop.Dave Airlie1-8/+15
2017-03-06radv: Disable HTILE for textures with multiple layers/levels.Bas Nieuwenhuizen1-0/+3