summaryrefslogtreecommitdiff
path: root/test/CodeGen
AgeCommit message (Expand)AuthorFilesLines
2016-06-25AMDGPU/R600: Fix GlobalValue regressions.Jan Vesely1-5/+10
2016-06-25[AMDGPU] Emit debugger prologue and emit the rest of the debugger fields in t...Konstantin Zhuravlyov1-0/+80
2016-06-25AMDGPU/SI: Make sure not to fold offsets into local address space globalsTom Stellard1-0/+21
2016-06-25MachineScheduler: Fully compare top/bottom candidatesMatthias Braun20-43/+44
2016-06-24AMDGPU: Define a schedule class for COPY.Matthias Braun8-16/+15
2016-06-24[Hexagon] Simplify (+fix) instruction selection for indexed loads/storesKrzysztof Parzyszek1-0/+52
2016-06-24Add support for musl-libc on ARM Linux.Rafael Espindola6-0/+32
2016-06-24Use shouldAssumeDSOLocal in isOffsetFoldingLegal.Rafael Espindola1-0/+10
2016-06-24Codegen: Fix broken assumption in Tail Merge.Kyle Butt6-27/+44
2016-06-24Use FileCheck. NFC.Rafael Espindola1-10/+3
2016-06-24[MachineDominatorTree] Add a MDT verifier.Chad Rosier1-1/+1
2016-06-24[mips] Use --check-prefixes where appropriate. NFC.Daniel Sanders94-942/+803
2016-06-24AMDGPU: Add stub custom CodeGenPrepare passMatt Arsenault1-0/+8
2016-06-24AMDGPU: Un-xfail and add testsMatt Arsenault8-35/+386
2016-06-24AMDGPU: Remove disable-irstructurizer subtarget featureMatt Arsenault2-2/+2
2016-06-24[ARM] Use aapcs_vfp for ___truncdfhf2 on v7k.Ahmed Bougacha1-0/+9
2016-06-23Codegen: [X86] preservere memory refs for folded umul_lohiKyle Butt1-1/+32
2016-06-23Codegen: LICM Remove check for exactly 1 register def.Kyle Butt2-22/+43
2016-06-23Uses shouldAssumeDSOLocal.Rafael Espindola1-0/+13
2016-06-23Convert test to FileCheck.Rafael Espindola1-7/+14
2016-06-23[X86] Extract HiPE prologue constants into metadataMichael Kuperstein3-3/+16
2016-06-23[ARM] Lower (select_cc k k (select_cc ~k ~k x)) into (SSAT l_k x)Pablo Barrio1-0/+215
2016-06-23Upgrade other old memset/memcpy signatures in tests causing buildbot failures...Artur Pilipenko1-5/+0
2016-06-23Fix an old memset signature in 2009-09-01-PostRAProlog.ll test causing a buil...Artur Pilipenko1-2/+0
2016-06-23[X86][AVX512] Added AVX512F vector sign extend testsSimon Pilgrim1-130/+415
2016-06-23[mips] Don't derive the default ABI from the CPU in the backend.Daniel Sanders21-42/+42
2016-06-23[AMDGPU] Remove exit-on-error in test (PR27761)Diana Picus3-6/+7
2016-06-23[AVX512] Remove masked unpack intrinsics and autoupgrade to vectorshuffle and...Craig Topper9-672/+667
2016-06-22AMDGPU: Fix liveness when expanding m0 loopMatt Arsenault1-2/+22
2016-06-22[ImplicitNullChecks] Hoist trivial depdendencies if possibleSanjoy Das1-0/+266
2016-06-22Use shouldAssumeDSOLocal.Rafael Espindola1-0/+16
2016-06-22AMDGPU/SI: Define an intrinsic to expose ds_swizzle_b32Changpeng Fang1-0/+15
2016-06-22IR: Introduce Module::global_objects().Peter Collingbourne1-3/+2
2016-06-22AMDGPU: Fix verifier errors in SILowerControlFlowMatt Arsenault3-11/+227
2016-06-22[Hexagon] Add SDAG preprocessing step to expose shifted addressing modesKrzysztof Parzyszek1-0/+50
2016-06-22[AArch64] Remove an overly aggressive assert.Chad Rosier1-1/+18
2016-06-22Start using shouldAssumeDSOLocal on Hexagon.Rafael Espindola1-0/+19
2016-06-22AMDGPU: Add convergent flag to INLINEASM instruction.Wei Ding1-0/+45
2016-06-22[SystemZ] Recognize RISBG opportunities involving a truncateZhan Jun Liau2-0/+46
2016-06-22[Hexagon] Handle expansion of cmpxchgKrzysztof Parzyszek1-0/+13
2016-06-22Upgrade old memset/memcpy signatures (without isVolatile argument) in testsArtur Pilipenko3-4/+2
2016-06-22Regenerated testSimon Pilgrim1-1/+1
2016-06-21AMDGPU: Add implicitarg.ptr intrinsic.Jan Vesely1-0/+13
2016-06-21[NVPTX] Improve lowering of byval args of device functions.Artem Belevich2-8/+26
2016-06-21[AArch64] Fix merge-store.ll regression test after r273271Silviu Baranga1-1/+1
2016-06-21[StackProtector] Fix computation of GSCookieOffset and EHCookieOffset with SEH4Etienne Bergeron1-1/+47
2016-06-21[AArch64] Change the preferred alignment for char and short to word alignmentEvandro Menezes1-0/+28
2016-06-21[AArch64] Switch regression tests to test features not CPUsSilviu Baranga8-81/+98
2016-06-21[arm+x86] Make GNU variants behave like GNU w.r.t combining sin+cos into sincos.Daniel Sanders2-0/+48
2016-06-21[AVX512] Add patterns for any-extending a mask that use the def of KMOVW/KMOV...Craig Topper4-902/+710