summaryrefslogtreecommitdiff
path: root/target-arm/translate.h
AgeCommit message (Expand)AuthorFilesLines
2016-12-20Move target-* CPU file into a target/ folderThomas Huth1-155/+0
2016-10-26target-arm: remove EXCP_STREX + cpu_exclusive_{test, info}Emilio G. Cota1-4/+0
2016-10-17target-arm: Infrastucture changes to enable handling of tagged address loadin...Thomas Hanson1-0/+2
2016-06-06target-arm: A64: Create Instruction Syndromes for Data AbortsEdgar E. Iglesias1-0/+2
2016-03-04target-arm: introduce disas flag for endiannessPaolo Bonzini1-0/+1
2016-03-04target-arm: implement SCTLR.B, drop bswap_codePaolo Bonzini1-1/+1
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova1-1/+1
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-6/+2
2015-09-14target-arm: Introduce DisasCompareRichard Henderson1-0/+9
2015-09-14target-arm: Share all common TCG temporariesRichard Henderson1-0/+8
2015-09-08target-arm: Fix default_exception_el() function for the case when EL3 is not ...Sergey Sorokin1-2/+3
2015-07-06target-arm: Split DISAS_YIELD from DISAS_WFEPeter Maydell1-0/+1
2015-05-29target-arm: Extend FP checks to use an ELGreg Bellows1-1/+1
2015-05-29target-arm: Add exception target el infrastructureGreg Bellows1-0/+15
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson1-2/+2
2015-02-05target-arm: Define correct mmu_idx values and pass them in TB flagsPeter Maydell1-1/+2
2014-12-11target-arm: add non-secure Translation Block flagSergey Fedorov1-0/+1
2014-10-24target-arm: rename arm_current_pl to arm_current_elGreg Bellows1-2/+2
2014-10-24target-arm: Add support for A32 and T32 HVC and SMC insnsPeter Maydell1-0/+2
2014-09-29target-arm: Don't handle c15_cpar changes via tb_flush()Peter Maydell1-0/+2
2014-08-19target-arm: Implement ARMv8 single-step handling for A64 codePeter Maydell1-0/+12
2014-05-27target-arm: Use a 1:1 mapping between EL and MMU indexEdgar E. Iglesias1-5/+1
2014-05-27target-arm: Move get_mem_index to translate.hEdgar E. Iglesias1-0/+9
2014-04-17target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32Peter Maydell1-0/+8
2014-04-17target-arm: A64: Add assertion that FP access was checkedPeter Maydell1-0/+8
2014-04-17target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN setPeter Maydell1-1/+2
2014-04-17target-arm: Add support for generating exceptions with syndrome informationPeter Maydell1-0/+4
2014-03-17target-arm: A64: Implement PMULL instructionPeter Maydell1-0/+6
2014-03-10target-arm: Implement WFE as a yield operationPeter Maydell1-0/+2
2014-01-07target-arm: Remove ARMCPU/CPUARMState from cpregs APIs used by decoderPeter Maydell1-0/+2
2013-12-17target-arm: A64: add support for conditional branchesAlexander Graf1-0/+2
2013-12-17target-arm: A64: add support for B and BL insnsAlexander Graf1-0/+3
2013-12-17target-arm: Split A64 from A32/T32 gen_intermediate_code_internal()Peter Maydell1-2/+18
2013-09-10target-arm: Add AArch64 translation stubAlexander Graf1-0/+19
2013-09-10target-arm: Prepare translation for AArch64 codeAlexander Graf1-0/+1
2013-09-10target-arm: Export cpu_envAlexander Graf1-0/+2
2013-09-10target-arm: Extract the disas struct to a header fileAlexander Graf1-0/+27
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-25 21:33:29 +0000