summaryrefslogtreecommitdiff
path: root/backend
AgeCommit message (Expand)AuthorFilesLines
2015-10-27Backend: Add madm and invm instrucions to disasm.Junyan He1-18/+116
2015-10-27Backend: Implement FDIV64 on BDW.Junyan He2-0/+147
2015-10-27Backend: Add the MADM function to gen8 encoder.Junyan He2-0/+63
2015-10-27Backend: Add MATH_WITH_ACC function.Junyan He3-0/+77
2015-10-27Backend: Fix a bug for double imm src setting.Junyan He1-1/+1
2015-10-27Backend: Delete getDoubleExecWidth and refine handleDouble.Junyan He6-60/+55
2015-10-27Backend: Add gen8 instruction field for special accumulator.Junyan He1-0/+86
2015-10-27Backend: Add FDIV64 function for gen_insn_selection.Junyan He5-1/+58
2015-10-27Backend: Redefine double register pattern.Junyan He2-3/+3
2015-10-27Backend: Fix the bug for double imm reg.Junyan He1-1/+1
2015-10-21fix a long relative regreesion issue on BSW caused by local copy propagationGuo Yejun3-2/+10
2015-10-21fix a regression issue caused by LocalCopyPropagationGuo Yejun3-0/+14
2015-10-21LibOcl: Fix float convert to long/ulong bug.Yang Rong1-3/+23
2015-10-21Libocl: forgot to add memset.h.Yang Rong1-0/+1
2015-10-21use table to define and query binary headers.Luo Xionghu1-48/+78
2015-10-20fix uniform case for ByteGatherGuo Yejun1-2/+2
2015-10-20using name instead of index to query from ConstantSet.Luo Xionghu1-3/+1
2015-10-20reset the variables in printf_paser to NULL.Luo Xionghu1-0/+2
2015-10-19Backend: Refine ConvertInstruction logic in insn_selectionJunyan He1-305/+475
2015-10-13GBE: Add datalayout and triple to ll files.Yang Rong2-0/+6
2015-10-13GBE: Move createStripAttributesPass before createInstructionCombiningPass.Yang Rong1-1/+1
2015-10-13GBE: Add llvm3.7 support.Yang Rong19-453/+207
2015-10-13GBE: use opencl c to implement llvm.memset and llvm.memcpy.Yang Rong8-924/+181
2015-10-13Add -dump-opt-asm support to the clLinkProgram() APIManasi Navare3-5/+34
2015-10-09GBE: fix a zero/one's liveness bug.Zhigang Gong1-0/+29
2015-10-08GBE: avoid vector registers when there is high register pressure.Zhigang Gong1-3/+1
2015-10-08GBE: enable post phi copy optimization function.Zhigang Gong1-1/+1
2015-10-08GBE: Don't try to remove instructions when liveness is in dynamic update phase.Zhigang Gong1-14/+7
2015-10-08GBE: continue to refine interfering check.Zhigang Gong2-23/+123
2015-10-08GBE: implement further phi mov optimization based on intra-BB interefering an...Zhigang Gong1-6/+130
2015-10-08GBE: add some dag helper routines to check registers' interfering.Zhigang Gong2-0/+113
2015-10-08GBE: add two helper routines for liveness partially update.Zhigang Gong2-0/+44
2015-10-08GBE: refine liveness analysis.Zhigang Gong3-9/+12
2015-10-08GBE: refine Phi copy interfering check.Zhigang Gong1-0/+2
2015-10-08GBE: refine longjmp checking.Zhigang Gong2-2/+26
2015-10-08Revert "GBE: refine longjmp checking."Yang Rong2-18/+1
2015-10-08GBE: Implement liveness dump.Ruiling Song1-38/+20
2015-10-08add local copy propagation optimization for each basic blockGuo Yejun4-5/+225
2015-10-08add basic structure for selection IR optimizationGuo Yejun5-0/+77
2015-10-08add basic function to dump Selection IRGuo Yejun5-0/+213
2015-10-08generate MOV instruction at selection stage when do simd_shuffle with imm value.Guo Yejun4-42/+44
2015-09-24GBE: we no longer need to allocate register from two directions.Zhigang Gong2-2/+2
2015-09-24GBE: don't always allocate ir::ocl::one/zeroZhigang Gong5-13/+17
2015-09-24GBE: don't treat btiUtil as a curbe payload register.Zhigang Gong8-99/+128
2015-09-24GBE: refine longjmp checking.Zhigang Gong2-1/+18
2015-09-24GBE: refactor curbe register allocation.Zhigang Gong14-206/+236
2015-09-22add bswap64 for gen7/gen75 and gen8 seperately.Luo Xionghu2-0/+174
2015-09-22fix bswap bug.Luo Xionghu2-6/+12
2015-09-21GBE: Minor refine uw1grf(nr, subnr).Ruiling Song1-1/+7
2015-09-21GBE: fix ub1grf(nr, subnr) issue.Ruiling Song1-1/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-10-16 14:28:29 +0000