summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/2009-02-26-MachineLICMBug.ll
AgeCommit message (Expand)AuthorFilesLines
2015-04-16[opaque pointer type] Add textual IR support for explicit type parameter to t...David Blaikie1-2/+2
2015-04-04[X86] Don't use GR64 register 'and with immediate' instructions if the immedi...Craig Topper1-1/+1
2015-02-27[opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie1-3/+3
2015-02-27[opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie1-2/+2
2014-11-11[X86] Custom lower UINT_TO_FP from v4f32 to v4i32, and for v8f32 to v8i32 ifQuentin Colombet1-1/+1
2013-10-15Enable MI Sched for x86.Andrew Trick1-1/+1
2013-08-23Replace more uses of sse41 with sse4.1.Rafael Espindola1-2/+2
2013-06-25Revert "Temporarily enable MI-Sched on X86."Andrew Trick1-1/+1
2013-06-24Temporarily enable MI-Sched on X86.Andrew Trick1-1/+1
2013-05-30X86: use sub-register sequences for MOV*r0 operationsTim Northover1-3/+3
2013-03-12Revert the test moves from 176733. Use "REQUIRES: asserts" instead.Jan Wen Voung1-0/+57
2013-03-08Disable statistics on Release builds and move tests that depend on -stats.Jan Wen Voung1-56/+0
2012-07-26Eliminate a batch of uses of sub_ss and sub_sd in the X86 target.Jakob Stoklund Olesen1-1/+1
2012-07-02Convert the uses of '|&' to use '2>&1 |' instead, which works on oldChandler Carruth1-1/+1
2012-07-02Convert all tests using TCL-style quoting to use shell-style quoting.Chandler Carruth1-1/+1
2012-04-27Add mcpu to tests to prevent them from using AVX instructions on Sandy Bridge...Craig Topper1-2/+2
2010-10-20More accurate estimate / tracking of register pressure.Evan Cheng1-1/+1
2010-10-19Re-enable register pressure aware machine licm with fixes. Hoist() may haveEvan Cheng1-1/+1
2010-10-19Revert r116781 "- Add a hook for target to determine whether an instruction defDaniel Dunbar1-1/+1
2010-10-19- Add a hook for target to determine whether an instruction def isEvan Cheng1-1/+1
2010-08-28fix the buildvector->insertp[sd] logic to not always create a redundantChris Lattner1-1/+1
2010-07-14Re-enable the test with fix.Evan Cheng1-3/+2
2010-07-14temporarily disable to test to fix buildbots.Chris Lattner1-2/+3
2010-07-14Teach ProcessImplicitDefs to transform more COPY instructions into IMPLICIT_D...Evan Cheng1-1/+1
2010-03-26Try trivial remat before the coalescer gives up on a vr / physreg coalescing ...Evan Cheng1-0/+9
2010-03-25Make the NDEBUG assertion stronger and more clear what is Chris Lattner1-1/+1
2010-01-11Make this test less trivial, to avoid spurious failures.Dan Gohman1-2/+2
2009-09-08Eliminate more uses of llvm-as and llvm-dis.Dan Gohman1-1/+1
2009-02-27MachineLICM CSE should match destination register classes; avoid hoisting imp...Evan Cheng1-0/+47