summaryrefslogtreecommitdiff
path: root/test/CodeGen/R600/fadd.ll
AgeCommit message (Expand)AuthorFilesLines
2014-11-05R600/SI: Change all instruction assembly names to lowercase.Tom Stellard1-15/+15
2014-10-01R600: Call EmitFunctionHeader() in the AsmPrinter to populate the ELF symbol ...Tom Stellard1-4/+4
2014-08-06R600: Cleanup fadd and fsub testsMatt Arsenault1-44/+41
2014-02-13R600/SI: Expand all v8[if]32 operationsTom Stellard1-8/+29
2013-10-10R600/SI: Use -verify-machineinstrs for most testsTom Stellard1-1/+1
2013-09-04R600: Non vector only instruction can be scheduled on trans unitVincent Lejeune1-7/+7
2013-08-16R600: Expand vector float operations for both SI and R600Tom Stellard1-22/+26
2013-08-12R600: Set scheduling preference to Sched::SourceTom Stellard1-1/+1
2013-08-01R600: Add 64-bit float load/store supportTom Stellard1-0/+10
2013-07-31Revert "R600: Non vector only instruction can be scheduled on trans unit"Tom Stellard1-1/+1
2013-07-31R600: Non vector only instruction can be scheduled on trans unitVincent Lejeune1-1/+1
2013-06-05R600: Schedule copy from phys register at beginning of blockVincent Lejeune1-1/+1
2013-06-03R600: use capital letter for PV channelVincent Lejeune1-1/+1
2013-05-17R600: Use bottom up scheduling algorithmVincent Lejeune1-1/+1
2013-05-02R600: Prettier asmPrint of AluVincent Lejeune1-4/+4
2013-04-19R600: Reorganize lit tests and document how they should be organizedTom Stellard1-2/+17
2012-12-11Add R600 backendTom Stellard1-0/+16
2012-07-16Revert "test/CodeGen/R600: Add some basic tests v6"Tom Stellard1-15/+0
2012-07-16test/CodeGen/R600: Add some basic tests v6Tom Stellard1-0/+15