summaryrefslogtreecommitdiff
path: root/target/ppc/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2019-01-09ppc: replace the 'Object *intc' by a 'ICPState *icp' pointer under the CPUCédric Le Goater1-1/+2
2019-01-09ppc/xive: introduce a XiveTCTX pointer under PowerPCCPUCédric Le Goater1-0/+2
2019-01-09target/ppc: move FP and VMX registers into aligned vsr register arrayMark Cave-Ayland1-6/+19
2019-01-09target/ppc: merge ppc_vsr_t and ppc_avr_t union typesMark Cave-Ayland1-7/+10
2018-12-21target/ppc: Remove silly GETFIELD/SETFIELD/MASK_TO_LSH macrosDavid Gibson1-12/+0
2018-12-21target/ppc: fix the PPC_BIT definitionsCédric Le Goater1-3/+3
2018-11-08target/ppc: add external PID supportRoman Kapl1-1/+23
2018-08-28ppc: Remove deprecated ppcemb targetThomas Huth1-16/+0
2018-08-21ppc: add DBCR based debuggingRoman Kapl1-0/+5
2018-07-03target/ppc: Remove POWERPC_EXCP_STCXRichard Henderson1-5/+0
2018-07-03target/ppc: Use atomic load for LQ and LQARXRichard Henderson1-0/+3
2018-06-21target/ppc: Allow cpu compatiblity checks based on type, not instanceDavid Gibson1-0/+4
2018-06-16target/ppc, spapr: Move VPA information to machine_dataDavid Gibson1-6/+1
2018-06-16target/ppc: drop empty #if/#endif blockGreg Kurz1-2/+0
2018-05-29ppc: Rename 2.13 machines to 3.0Peter Maydell1-1/+1
2018-05-04spapr: Move PAPR mode cpu setup fully to spapr codeDavid Gibson1-1/+1
2018-05-04target/ppc: add basic support for PTCR on POWER9Cédric Le Goater1-0/+2
2018-04-27target/ppc: Fold slb_nr into PPCHash64OptionsDavid Gibson1-1/+2
2018-04-27target/ppc: Fold ci_large_pages flag into PPCHash64OptionsDavid Gibson1-1/+0
2018-04-27target/ppc: Split page size information into a separate allocationDavid Gibson1-22/+4
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov1-2/+0
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov1-0/+1
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée1-1/+0
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier1-1/+1
2018-01-20target/ppc: add support for hypervisor doorbells on book3s CPUsCédric Le Goater1-2/+6
2018-01-20target/ppc: fix doorbell and hypervisor doorbell definitionsCédric Le Goater1-4/+4
2018-01-17target/ppc: add support for POWER9 HILECédric Le Goater1-0/+1
2018-01-17target/ppc: Clarify compat mode max_threads valueDavid Gibson1-1/+1
2018-01-10target/ppc: more use of the PPC_*() macrosCédric Le Goater1-22/+34
2017-12-15target/ppc: introduce the PPC_BIT() macroCédric Le Goater1-49/+56
2017-10-17ppc: spapr: use generic cpu_model parsingIgor Mammedov1-1/+0
2017-09-27spapr: fix the value of SDR1 in kvmppc_put_books_sregs()Greg Kurz1-0/+1
2017-09-08ppc: use macros to make cpu type name from string literalIgor Mammedov1-0/+3
2017-09-08booke206: fix tlbnps for fixed size TLBKONRAD Frederic1-0/+22
2017-09-08booke206: fix booke206_tlbnps for mav 2.0KONRAD Frederic1-2/+2
2017-09-08ppc: spapr: Make VCPU ID handling private to SPAPRSam Bobroff1-18/+0
2017-09-08ppc: spapr: Rename cpu_dt_id to vcpu_idSam Bobroff1-8/+8
2017-09-01ppc: replace cpu_ppc_init() with cpu_generic_init()Igor Mammedov1-2/+1
2017-08-09target/ppc: Add stub implementation of the PSSCRDavid Gibson1-0/+1
2017-08-09target/ppc: Implement TIDRDavid Gibson1-0/+1
2017-06-30ppc: Rework CPU compatibility testing across migrationDavid Gibson1-0/+1
2017-06-30pseries: Move CPU compatibility property to machineDavid Gibson1-2/+3
2017-06-05numa: move numa_node from CPUState into target specific classesIgor Mammedov1-0/+1
2017-05-11target/ppc: Avoid printing wrong aliases in CPU help textThomas Huth1-0/+1
2017-05-11target/ppc: Implement ISA V3.00 radix page fault handlerSuraj Jitindar Singh1-0/+2
2017-05-11tcg: enable MTTCG by default for PPC64 on x86Nikunj A Dadhania1-0/+2
2017-04-26ppc/xics: introduce an 'intc' backlink under PowerPCCPUCédric Le Goater1-0/+1
2017-04-26spapr: Add ibm,processor-radix-AP-encodings to the device treeSam Bobroff1-0/+4
2017-03-14target/ppc: Fix wrong number of UAMR registerThomas Huth1-1/+1
2017-03-03target/ppc: Rework hash mmu page fault code and add defines for claritySuraj Jitindar Singh1-2/+12