summaryrefslogtreecommitdiff
path: root/target/alpha
AgeCommit message (Expand)AuthorFilesLines
2018-11-27vmstate: constify VMStateFieldMarc-André Lureau1-2/+3
2018-10-18target/alpha: remove tlb_flush from alpha_cpu_initfnEmilio G. Cota1-1/+0
2018-06-01tcg: Pass tb and index to tcg_gen_exit_tb separatelyRichard Henderson1-6/+6
2018-05-18target/alpha: Honor CPU_DUMP_FPURichard Henderson1-9/+8
2018-05-09translator: merge max_insns into DisasContextBaseEmilio G. Cota1-4/+2
2018-04-11icount: fix cpu_restore_state_from_tb for non-tb-exit casesPavel Dovgalyuk2-5/+3
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov1-2/+0
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov1-0/+1
2018-03-12qom: introduce object_class_get_list_sortedPaolo Bonzini1-14/+1
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée1-2/+0
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé1-2/+2
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier3-6/+6
2017-12-29tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*Richard Henderson1-11/+11
2017-12-27target/*helper: don't check retaddr before calling cpu_restore_stateAlex Bennée1-10/+3
2017-10-30Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell2-73/+37
2017-10-27alpha: cleanup cpu type name compositionIgor Mammedov2-73/+37
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell1-1/+1
2017-10-25disas: Remove unused flags argumentsRichard Henderson1-1/+1
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson1-4/+0
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota1-1/+1
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota1-2/+2
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson2-8/+1
2017-10-10tcg: remove addr argument from lookup_tb_ptrEmilio G. Cota1-1/+1
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé1-5/+1
2017-09-07target/alpha: Switch to do_transaction_failed() hookPeter Maydell4-13/+24
2017-09-07target/alpha: Convert to TranslatorOpsRichard Henderson1-99/+86
2017-09-07target/alpha: Convert to DisasContextBaseRichard Henderson1-39/+39
2017-09-07target/alpha: Convert to DisasJumpTypeRichard Henderson1-77/+55
2017-09-01alpha: replace cpu_alpha_init() with cpu_generic_init()Igor Mammedov2-18/+6
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova1-3/+2
2017-07-19target/alpha: optimize gen_cvtlq() using deposit opPhilippe Mathieu-Daudé1-5/+3
2017-07-18target/alpha: Log temp leaksRichard Henderson1-0/+6
2017-07-18target/alpha: Fix temp leak in gen_fbcondRichard Henderson1-1/+5
2017-07-18target/alpha: Fix temp leak in gen_call_palRichard Henderson1-8/+12
2017-07-18target/alpha: Fix temp leak in gen_mtprRichard Henderson1-4/+6
2017-07-18target/alpha: Fix temp leak in gen_bcondRichard Henderson1-8/+8
2017-07-18target/alpha: Merge several flag bytes into ENV->FLAGSRichard Henderson5-87/+103
2017-07-18target/alpha: Copy tb->flags into DisasContextRichard Henderson1-5/+7
2017-07-18target/alpha: Remove amask from tb->flagsRichard Henderson2-41/+38
2017-06-19target/alpha: Use tcg_gen_lookup_and_goto_ptrRichard Henderson1-5/+22
2017-06-05target/alpha: Use goto_tb for fallthru between TBsRichard Henderson1-2/+12
2017-06-05target/alpha: Implement WTINT inlineRichard Henderson1-5/+11
2017-06-01migration: Remove unneeded includes of migration/vmstate.hJuan Quintela1-1/+0
2017-05-23shutdown: Add source information to SHUTDOWN and RESETEric Blake1-2/+2
2017-03-14qemu-timer: do not include sysemu/cpus.h from util/qemu-timer.hPaolo Bonzini1-0/+1
2017-02-28target/alpha: Enable MTTCG by defaultRichard Henderson1-0/+3
2017-01-24migration: extend VMStateInfoJianjun Duan1-2/+4
2017-01-13cputlb: drop flush_global flag from tlb_flushAlex Bennée2-2/+2
2017-01-10target-alpha: Use ctpop helperRichard Henderson3-8/+1
2017-01-10target-alpha: Use the ctz and clz opcodesRichard Henderson3-14/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 11:46:27 +0000