summaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)AuthorFilesLines
2013-02-25target-arm: Fix sbc_CC carryRichard Henderson1-24/+4
2013-02-25arm/translate.c: Fix adc_CC/sbc_CC implementationPeter Crosthwaite1-2/+2
2013-02-23target-arm: Implement sbc_cc inlineRichard Henderson3-25/+39
2013-02-23target-arm: Implement adc_cc inlineRichard Henderson3-21/+34
2013-02-23target-arm: Use add2 in gen_add_CCRichard Henderson1-4/+3
2013-02-23target-arm: Use mul[us]2 and add2 in umlal et alRichard Henderson3-19/+14
2013-02-23target-arm: Use mul[us]2 in gen_mul[us]_i64_i32Richard Henderson1-16/+22
2013-02-16cpu: Add CPUArchState pointer to CPUStateAndreas Färber1-0/+2
2013-02-16target-arm: Move TCG initialization to ARMCPU initfnAndreas Färber2-6/+6
2013-02-16target-arm: Update ARMCPU to QOM realizefnAndreas Färber4-12/+27
2013-01-30target-arm: Rename CPU typesAndreas Färber2-5/+14
2013-01-30target-arm: Fix TCG temp leaks for WI and UNDEF VFP sysreg writesPeter Maydell1-1/+4
2013-01-27target-arm: Catch attempt to instantiate abstract type in cpu_init()Andreas Färber1-1/+2
2013-01-27target-arm: Detect attempt to instantiate non-CPU type in cpu_init()Andreas Färber2-2/+21
2013-01-15cpu: Move cpu_index field to CPUStateAndreas Färber2-2/+3
2013-01-11target-arm: Fix SWI (SVC) instruction in M profile.Alex_Rozenman@mentor.com1-1/+1
2013-01-11target-arm: use type_register() instead of type_register_static()Eduardo Habkost1-1/+1
2012-12-23Merge branch 'master' of git://git.qemu.org/qemu into qom-cpuAndreas Färber10-24/+24
2012-12-19cpu: Introduce CPUListState structAndreas Färber1-7/+2
2012-12-19fpu: move public header file to include/fpuPaolo Bonzini1-1/+1
2012-12-19softmmu: move include files to include/sysemu/Paolo Bonzini2-2/+2
2012-12-19misc: move include files to include/qemu/Paolo Bonzini2-3/+3
2012-12-19qom: move include files to include/qom/Paolo Bonzini1-1/+1
2012-12-19exec: move include files to include/exec/Paolo Bonzini8-16/+16
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini1-1/+1
2012-12-16exec: refactor cpu_restore_stateBlue Swirl1-7/+1
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin1-3/+3
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin1-1/+1
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin1-2/+2
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin1-3/+3
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin1-4/+4
2012-11-10disas: avoid using cpu_single_envBlue Swirl1-1/+1
2012-10-31cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber1-1/+3
2012-10-28target-arm: rename helper flagsAurelien Jarno1-8/+8
2012-10-24target-arm: Remove out of date FIXME regarding saturating arithmeticPeter Maydell1-2/+0
2012-10-24target-arm: Implement abs_i32 inline rather than as a helperPeter Maydell3-8/+9
2012-10-24target-arm: Use TCG operation for Neon 64 bit negationPeter Maydell3-8/+3
2012-10-24arm-semi.c: Handle get/put_user() failure accessing argumentsPeter Maydell1-61/+106
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity1-14/+14
2012-10-19target-arm/neon_helper: Remove obsolete FIXME commentPeter Maydell1-1/+0
2012-10-17target-arm/translate: Fix RRX operandsPeter Crosthwaite1-1/+1
2012-10-05target-arm: Drop unused DECODE_CPREG_CRN macroPeter Maydell1-2/+0
2012-10-05target-arm: use deposit instead of hardcoded versionAurelien Jarno1-14/+6
2012-10-05target-arm: mark a few integer helpers const and pureAurelien Jarno1-9/+10
2012-10-05target-arm: convert sar, shl and shr helpers to TCGAurelien Jarno3-33/+43
2012-10-05target-arm: convert add_cc and sub_cc helpers to TCGAurelien Jarno3-40/+48
2012-10-05target-arm: use globals for CC flagsAurelien Jarno1-81/+46
2012-10-05target-arm: Reinstate display of VFP registers in cpu_dump_statePeter Maydell1-26/+16
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+1
2012-09-15target-arm: final conversion to AREG0 free modeBlue Swirl5-20/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-25 22:46:11 +0000