summaryrefslogtreecommitdiff
path: root/hw/xilinx_axienet.c
AgeCommit message (Expand)AuthorFilesLines
2013-04-08hw: move target-independent files to subdirectoriesPaolo Bonzini1-918/+0
2013-04-04xilinx_axienet: pump events as appropriatePeter Crosthwaite1-0/+2
2013-03-01hw: include hw header files with full pathsPaolo Bonzini1-2/+2
2013-03-01hw: move qdev-monitor.o to toplevel directoryPaolo Bonzini1-0/+1
2013-02-21xilinx_axienet.c: Assert no error when making linkPeter Crosthwaite1-1/+3
2013-02-01net: introduce qemu_get_nic()Jason Wang1-3/+3
2013-02-01net: introduce qemu_get_queue()Jason Wang1-2/+2
2013-01-10Make all static TypeInfos constAndreas Färber1-1/+1
2012-12-19misc: move include files to include/qemu/Paolo Bonzini1-1/+1
2012-12-19net: reorganize headersPaolo Bonzini1-1/+1
2012-12-19janitor: do not include qemu-char everywherePaolo Bonzini1-1/+0
2012-12-05xilinx_axienet: Implement R_IS behaviourPeter Crosthwaite1-0/+4
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity1-2/+2
2012-08-13xilinx_axi*: Re-implemented interconnectPeter A. G. Crosthwaite1-12/+20
2012-08-09xilinx_axienet: avoid useless self-assignmentBlue Swirl1-1/+0
2012-08-01net: Rename VLANClientState to NetClientStateStefan Hajnoczi1-3/+3
2012-07-23hw, net: "net_client_type" -> "NetClientOptionsKind" (qapi-generated)Laszlo Ersek1-1/+1
2012-06-15xilinx_axienet: changed device namePeter A. G. Crosthwaite1-1/+1
2012-06-15xilinx_axienet: droped the c_ on parametersPeter A. G. Crosthwaite1-2/+2
2012-02-15qom: Unify type registrationAndreas Färber1-2/+3
2012-02-03qdev: register all types natively through QEMU Object ModelAnthony Liguori1-6/+8
2012-01-27sysbus: apic: ioapic: convert to QEMU Object ModelAnthony Liguori1-12/+21
2012-01-27qdev: don't access name through infoAnthony Liguori1-1/+1
2011-11-28sysbus: rename sysbus_init_mmio_region() to sysbus_init_mmio()Avi Kivity1-1/+1
2011-11-24xilinx_axienet: convert to memory APIAvi Kivity1-18/+11
2011-08-20Use glib memory allocation and free functionsAnthony Liguori1-3/+3
2011-03-16xilinx: Add AXIENET & DMA modelsEdgar E. Iglesias1-0/+898
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-03 21:23:19 +0000