summaryrefslogtreecommitdiff
path: root/hw/mips_timer.c
AgeCommit message (Expand)AuthorFilesLines
2012-12-19misc: move include files to include/qemu/Paolo Bonzini1-1/+1
2012-03-14mips hw/: Don't use CPUStateAndreas Färber1-10/+10
2011-03-21change all other clock references to use nanosecond resolution accessorsPaolo Bonzini1-5/+5
2011-01-18mips: Expire late timers when reading cp0_countEdgar E. Iglesias1-2/+10
2011-01-18mips: Break out cpu_mips_timer_expireEdgar E. Iglesias1-14/+22
2010-03-27Compile some MIPS devices only onceBlue Swirl1-1/+1
2010-03-14mips: add header to mips_int.c and mips_timer.cAurelien Jarno1-0/+22
2009-09-11Unexport ticks_per_sec variable. Create get_ticks_per_sec() functionJuan Quintela1-5/+5
2009-01-15Convert references to logfile/loglevel to use qemu_log*() macrosaliguori1-3/+1
2009-01-08target-mips: CP0 Random register improvementsaurel321-3/+8
2008-09-14MIPS: remove empty cpu_mips_irqctrl_init()aurel321-4/+0
2008-06-29Add instruction counter.pbrook1-0/+5
2008-04-11Optimize MIPS timer read/write functionsaurel321-31/+25
2007-11-17Break up vl.h.pbrook1-1/+3
2007-09-25Timer start/stop implementation, by Aurelien Jarno.ths1-5/+24
2007-09-06Partial support for 34K multithreading, not functional yet.ths1-1/+1
2007-04-17Choose number of TLBs at runtime, by Herve Poussineau.ths1-1/+1
2007-04-07Unify IRQ handling.pbrook1-2/+2
2007-04-05Fix disabling of the Cause register for R2.ths1-11/+11
2007-03-18Fix BD flag handling, cause register contents, implement some more bitsths1-0/+7
2007-01-24Reworking MIPS interrupt handling, by Aurelien Jarno.ths1-4/+2
2006-12-06Move the MIPS CPU timer in a seperate file, by Alec Voropay.ths1-0/+85
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-01 03:47:37 +0000