index
:
~fziglio/qemu
master
virgl-spice
Qemu experimental branch
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cpu-defs.h
Age
Commit message (
Expand
)
Author
Files
Lines
2009-01-14
Get rid of user_mode_only
aurel32
1
-2
/
+0
2009-01-04
Update FSF address in GPL/LGPL boilerplate
aurel32
1
-1
/
+1
2008-11-29
Fix comment typo.
pbrook
1
-1
/
+1
2008-11-25
Use sys-queue.h for break/watchpoint managment (Jan Kiszka)
aliguori
1
-4
/
+5
2008-11-18
Refactor and enhance break/watchpoint API (Jan Kiszka)
aliguori
1
-10
/
+16
2008-11-05
Add KVM support to QEMU
aliguori
1
-1
/
+7
2008-10-11
Add GDB XML register description support.
pbrook
1
-0
/
+2
2008-07-01
Move interrupt_request and user_mode_only to common cpu state.
pbrook
1
-1
/
+4
2008-06-29
Add instruction counter.
pbrook
1
-6
/
+28
2008-06-09
Clean up MMIO TLB handling.
pbrook
1
-5
/
+7
2008-06-07
Multithreaded locking fixes.
pbrook
1
-0
/
+1
2008-05-29
Push common interrupt variables to cpu-defs.h (Glauber Costa)
bellard
1
-0
/
+4
2008-05-28
moved halted field to CPU_COMMON
bellard
1
-0
/
+1
2008-04-27
Use correct types to enable > 2G support, based on a patch from
aurel32
1
-3
/
+0
2008-04-22
Revert "Use correct types to enable > 2G support" (r4238), it is
aurel32
1
-0
/
+3
2008-04-22
Use correct types to enable > 2G support, based on a patch from
aurel32
1
-3
/
+0
2008-04-08
Use a common constant for temp_buf size
blueswir1
1
-1
/
+3
2008-02-01
use the TCG code generator
bellard
1
-0
/
+1
2008-01-31
use simpler REGPARM convention - make CPUTLBEntry size a power of two
bellard
1
-0
/
+16
2007-12-09
Handle cpu_model in copy_cpu(), by Kirill A. Shutemov.
ths
1
-1
/
+3
2007-11-17
Break up vl.h.
pbrook
1
-0
/
+4
2007-10-28
Implement missing MIPS supervisor mode bits.
ths
1
-1
/
+1
2007-10-14
Replace is_user variable with mmu_idx in softmmu core,
j_mayer
1
-9
/
+0
2007-09-19
TARGET_FMT_lu may also be useful.
j_mayer
1
-0
/
+2
2007-09-16
find -type f | xargs sed -i 's/[\t ]$//g' # on most files
ths
1
-7
/
+7
2007-06-26
Fix writes to pages containing watchpoints for the RAM not at 0x0 cases.
balrog
1
-1
/
+1
2007-04-14
Add TARGET_FMT_plx to properly display target_phys_addr_t variables.
j_mayer
1
-0
/
+2
2007-04-05
Infrastructure to support more than 2 MMU modes.
j_mayer
1
-1
/
+10
2007-04-04
TARGET_FMT_ld may also be useful for debugging purposes.
j_mayer
1
-0
/
+2
2007-03-16
Watchpoint support (previous commit got eaten by Savannah server crash).
pbrook
1
-0
/
+8
2006-11-12
Speed up tlb_flush_page (Daniel Jacobowitz).
pbrook
1
-0
/
+8
2006-06-25
C99 64 bit printf
bellard
1
-1
/
+1
2005-11-28
PAGE_EXEC support in TLBs
bellard
1
-4
/
+6
2005-11-23
better halted state support
bellard
1
-2
/
+1
2005-11-21
SMP support
bellard
1
-2
/
+3
2005-11-20
added CPU_COMMON and CPUState.tb_jmp_cache[]
bellard
1
-0
/
+29
2005-08-21
ram_addr_t type for ram offsets
bellard
1
-0
/
+3
2005-07-02
simplified PowerPC exception handling (Jocelyn Mayer)
bellard
1
-3
/
+3
2005-06-05
added HOST_LONG_BITS in configure
bellard
1
-6
/
+0
2005-01-03
64 bit target support
bellard
1
-0
/
+2
2004-04-26
amd64 port (Jocelyn Mayer)
bellard
1
-9
/
+17
2004-04-25
added target_phys_addr_t
bellard
1
-0
/
+15
2004-03-21
do not depend on thunk.h - more log items
bellard
1
-0
/
+8
2004-02-16
use osdep.h
bellard
1
-0
/
+2
2004-01-24
correct target_ulong definition
bellard
1
-0
/
+16
2003-10-27
comments
bellard
1
-2
/
+9
2003-08-10
soft mmu support
bellard
1
-0
/
+39