summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)AuthorFilesLines
2017-02-02radv/ac: add const_index to fetch index for gs inputsDave Airlie1-1/+1
2017-02-02radeonsi/ac: move frag interp emission code to shared llvm code.Dave Airlie3-87/+98
2017-02-02st/mesa: inline get_mesa_program()Timothy Arceri1-37/+23
2017-02-02st/mesa: create set_prog_affected_state_flags() helperTimothy Arceri1-106/+111
2017-02-02st/mesa: st_atom_shader.c C99 tidy upTimothy Arceri1-3/+1
2017-02-02st/mesa: remove pre C99 statement block for variable declarationTimothy Arceri1-60/+58
2017-02-01isl: Add assertions for render target swizzle restrictionsJason Ekstrand1-0/+32
2017-02-01st/va: add h264 constrained baseline profileBoyuan Zhang1-0/+1
2017-02-01st/vdpau: add h264 constrained baseline profileBoyuan Zhang1-0/+4
2017-02-01radeon/uvd: add h264 constrained baseline supportBoyuan Zhang1-0/+1
2017-02-01vl: add h264 constrained baseline profileBoyuan Zhang2-0/+2
2017-02-01radv: Enable VK_KHR_shader_draw_parameters.Bas Nieuwenhuizen2-0/+5
2017-02-01radv: Pass draw index to shader.Bas Nieuwenhuizen1-5/+9
2017-02-01radv/ac: Add draw index support.Bas Nieuwenhuizen1-2/+8
2017-02-01i965: Prevent coverity warningRobert Foss1-0/+1
2017-02-01spirv: add SPV_KHR_shader_draw_parameters supportLionel Landwerlin3-0/+17
2017-02-01compiler: add missing enums for debugLionel Landwerlin1-0/+2
2017-02-01winsys/radeon: Allow visible VRAM size > 256MB with kernel driver >= 2.49Michel Dänzer1-1/+6
2017-02-01android: add vulkan build for intelTapani Pälli2-0/+227
2017-01-31mesa: use same is_color_attachment trick to discern error casesIlia Mirkin1-3/+11
2017-01-31anv: Improve flushing around STATE_BASE_ADDRESSJason Ekstrand1-0/+4
2017-01-31anv: Flush render cache before STATE_BASE_ADDRESS on gen7Jason Ekstrand1-3/+0
2017-01-31isl/formats: Only advertise sampling for A4B4G4R4 on BroadwellJason Ekstrand1-2/+3
2017-01-31intel/blorp: Handle clearing of A4B4G4R4 on all platformsJason Ekstrand1-0/+23
2017-02-01radeonsi: Fix build on LLVM < 3.9 v2Tom Stellard1-2/+4
2017-02-01radv: Enable Float64 support.Bas Nieuwenhuizen2-1/+2
2017-02-01radv/ac: Implement Float64 SSBO loads.Bas Nieuwenhuizen1-26/+49
2017-02-01radv/ac: Implement Float64 UBO loads.Bas Nieuwenhuizen1-2/+6
2017-02-01radv/ac: Implement Float64 load/store var.Bas Nieuwenhuizen1-53/+48
2017-02-01radv/ac: Implement Float64 SSBO stores.Bas Nieuwenhuizen1-3/+14
2017-02-01radv/ac: Add core Float64 support.Bas Nieuwenhuizen1-44/+129
2017-01-31vc4: Enable Neon on arm android buildsRob Herring1-0/+2
2017-01-31vc4: fix arm64 build with NeonRob Herring1-1/+1
2017-01-31vc4: Make Neon inline assembly clang compatibleRob Herring1-35/+35
2017-01-31radeonsi: Set datalayout on the llvm moduleTom Stellard1-0/+6
2017-01-31nir/spirv/glsl450: Implement IEEE-compliant handling of atan2(±∞, ±∞).Francisco Jerez1-1/+21
2017-01-31glsl: Implement IEEE-compliant handling of atan2(±∞, ±∞).Francisco Jerez1-1/+21
2017-01-31nir/spirv/glsl450: Rewrite atan2 implementation to fix accuracy and handling ...Francisco Jerez1-22/+55
2017-01-31glsl: Rewrite atan2 implementation to fix accuracy and handling of zero/infin...Francisco Jerez1-36/+60
2017-01-31i965/fs: Fix nir_op_fsign of absolute value.Francisco Jerez1-1/+8
2017-01-31glsl/ir_builder: Add rcp builder.Francisco Jerez2-0/+7
2017-01-31glsl: Fix constant evaluation of the rcp op.Francisco Jerez1-1/+1
2017-01-31mesa/program: Translate csel operation from GLSL IR.Francisco Jerez1-1/+8
2017-01-31etnaviv: Set SE.CLIP registers, add margins for scissor/clip registersWladimir J. van der Laan3-20/+52
2017-01-31etnaviv: Generate new sin/cos instructions on GC3000Wladimir J. van der Laan3-1/+40
2017-01-31anv/cmd_buffer: Use the proper depth input attachment surface stateNanley Chery1-6/+6
2017-01-31glsl: fix heap-buffer-overflowBartosz Tomczyk1-1/+1
2017-01-31etnaviv: Cannot render to rb-swapped formatsWladimir J. van der Laan1-2/+5
2017-01-31etnaviv: Avoid infinite loop in find_frame()Christian Gmeiner1-1/+1
2017-01-31radv/ac: apply slice rounding to 1d arrays as well.Dave Airlie1-5/+15