summaryrefslogtreecommitdiff
path: root/arch/mips
AgeCommit message (Expand)AuthorFilesLines
2014-11-24MIPS: BCM47XX: Clean up nvram headerRafał Miłecki3-39/+33
2014-11-24MIPS: BCM47XX: Use mtd as an alternative way/API to get NVRAM contentRafał Miłecki1-4/+38
2014-11-24MIPS: Kconfig option to better exercise/debug hybrid FPRsPaul Burton2-0/+31
2014-11-24MIPS: ELF: Set FP mode according to .MIPS.abiflagsPaul Burton4-20/+211
2014-11-24MIPS: ELF: Add definition for the .MIPS.abiflags sectionPaul Burton1-0/+25
2014-11-24MIPS: Support for hybrid FPRsPaul Burton5-10/+100
2014-11-24MIPS: Ensure Config5.UFE is clear on bootPaul Burton1-1/+1
2014-11-24MIPS: detect presence of the FRE & UFR bitsPaul Burton3-0/+7
2014-11-24MIPS: define bits introduced for hybrid FPRsPaul Burton1-0/+3
2014-11-24MIPS: Loongson-3: Add RS780/SBX00 HPET supportHuacai Chen6-1/+350
2014-11-24MIPS: Loongson-3: Add oprofile supportHuacai Chen3-0/+225
2014-11-24MIPS: Loongson: Improve LEFI firmware interfaceHuacai Chen14-42/+234
2014-11-24MIPS: Loongson: Allow booting from any coreHuacai Chen7-36/+67
2014-11-24MIPS: Loongson-3: Add PHYS48_TO_HT40 supportHuacai Chen3-3/+22
2014-11-24MIPS: R3000: Remove redundant parenthesesIsamu Mogi1-1/+1
2014-11-24MIPS: R3000: Replace magic numbers with macrosIsamu Mogi1-5/+6
2014-11-24MIPS: Remove __strlen_user().Ralf Baechle3-34/+0
2014-11-24MIPS: BCM47XX: Initialize bcma bus later (with mm available)Rafał Miłecki3-6/+38
2014-11-24MIPS: BCM47XX: Move SPROM fallback code into sprom.cRafał Miłecki3-56/+73
2014-11-24MIPS: BCM47XX: Make bcma init NVRAM instead of bcm47xx polling itRafał Miłecki1-40/+2
2014-11-24MIPS: BCM47XX: Make ssb init NVRAM instead of bcm47xx polling itRafał Miłecki2-21/+10
2014-11-24MIPS: BCM47XX: Get rid of calls to KSEG1ADDRRafał Miłecki1-12/+32
2014-11-24MIPS: Move gic.h to include/linux/irqchip/mips-gic.hAndrew Bresticker17-342/+16
2014-11-24irqchip: mips-gic: Use proper iomem accessorsAndrew Bresticker1-65/+7
2014-11-24MIPS: Malta: Stop using GIC REG macrosAndrew Bresticker1-9/+9
2014-11-24MIPS: SEAD3: Stop using GIC REG macrosAndrew Bresticker1-4/+4
2014-11-24irqchip: mips-gic: Export function to read counter widthAndrew Bresticker2-8/+2
2014-11-24MIPS: Malta: Use gic_read_count() to read GIC timerAndrew Bresticker1-11/+3
2014-11-24MIPS: SEAD3: Use generic plat_irq_dispatchAndrew Bresticker1-22/+1
2014-11-24MIPS: Malta: Use generic plat_irq_dispatchAndrew Bresticker1-92/+0
2014-11-24irqchip: mips-gic: Remove unnecessary globalsAndrew Bresticker1-5/+0
2014-11-24irqchip: mips-gic: Support local interruptsAndrew Bresticker8-57/+56
2014-11-24irqchip: mips-gic: Use separate edge/level irq_chipsAndrew Bresticker1-1/+0
2014-11-24irqchip: mips-gic: Probe for number of external interruptsAndrew Bresticker3-2/+2
2014-11-24irqchip: mips-gic: Stop using per-platform mapping tablesAndrew Bresticker9-229/+93
2014-11-24irqchip: mips-gic: Use IRQ domainsAndrew Bresticker3-24/+0
2014-11-24irqchip: mips-gic: Implement irq_set_type callbackAndrew Bresticker1-0/+9
2014-11-24irqchip: mips-gic: Remove platform irq_ack/irq_eoi callbacksAndrew Bresticker3-39/+0
2014-11-24MIPS: Move GIC to drivers/irqchip/Andrew Bresticker6-418/+11
2014-11-24MIPS: Move MIPS_GIC_IRQ_BASE into platform irq.hAndrew Bresticker3-4/+6
2014-11-24MIPS: Malta: Move MSC01 interrupt baseAndrew Bresticker1-4/+4
2014-11-24MIPS: sead3: Do not overlap CPU/GIC IRQ rangesAndrew Bresticker1-1/+1
2014-11-24MIPS: SEAD3: Remove sead3-serial.cAndrew Bresticker1-45/+0
2014-11-24MIPS: Remove gic_{enable,disable}_interrupt()Andrew Bresticker3-46/+0
2014-11-24MIPS: smp-cps: Enable all hardware interrupts on secondary CPUsAndrew Bresticker1-2/+2
2014-11-24MIPS: Add hook to get C0 performance counter interruptAndrew Bresticker9-36/+51
2014-11-24MIPS: i8259: Use IRQ domainsAndrew Bresticker2-5/+20
2014-11-24MIPS: Set vint handler when mapping CPU interruptsAndrew Bresticker1-0/+4
2014-11-24MIPS: Provide a generic plat_irq_dispatchAndrew Bresticker1-0/+18
2014-11-24MIPS: Rename mips_cpu_intc_init() -> mips_cpu_irq_of_init()Andrew Bresticker3-5/+5