summaryrefslogtreecommitdiff
path: root/tests/gen3_render_mixed_blits.c
diff options
context:
space:
mode:
authorArkadiusz Hiler <arkadiusz.hiler@intel.com>2018-10-18 14:06:42 +0300
committerArkadiusz Hiler <arkadiusz.hiler@intel.com>2018-10-23 10:55:51 +0300
commit741bf7064c467df725c14cc0b3b8b50436f9ee09 (patch)
tree0ad6fb217dca79a8f1175fb289979b574222fefa /tests/gen3_render_mixed_blits.c
parent78619fde4008424c472906041edb1d204e014f7c (diff)
tests: Introduce i915 directory
We can already move all the tests with distinct prefixes: gem_, gen3_ and i915_. pm_ and drv_ tests will follow in batches, so we can do the adjustments in the reporting/filtering layer of the CI system. v2: Fix test-list.txt generation with meson v3: Fix docs build (Petri) Cc: Chris Wilson <chris@chris-wilson.co.uk> Cc: Petri Latvala <petri.latvala@intel.com> Cc: Martin Peres <martin.peres@linux.intel.com> Signed-off-by: Arkadiusz Hiler <arkadiusz.hiler@intel.com> Reviewed-by: Petri Latvala <petri.latvala@intel.com> Tested-by: Petri Latvala <petri.latvala@intel.com> Acked-by: Daniel Vetter <daniel.vetter@ffwll.ch> Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
Diffstat (limited to 'tests/gen3_render_mixed_blits.c')
-rw-r--r--tests/gen3_render_mixed_blits.c415
1 files changed, 0 insertions, 415 deletions
diff --git a/tests/gen3_render_mixed_blits.c b/tests/gen3_render_mixed_blits.c
deleted file mode 100644
index afb53a598..000000000
--- a/tests/gen3_render_mixed_blits.c
+++ /dev/null
@@ -1,415 +0,0 @@
-/*
- * Copyright © 2011 Intel Corporation
- *
- * Permission is hereby granted, free of charge, to any person obtaining a
- * copy of this software and associated documentation files (the "Software"),
- * to deal in the Software without restriction, including without limitation
- * the rights to use, copy, modify, merge, publish, distribute, sublicense,
- * and/or sell copies of the Software, and to permit persons to whom the
- * Software is furnished to do so, subject to the following conditions:
- *
- * The above copyright notice and this permission notice (including the next
- * paragraph) shall be included in all copies or substantial portions of the
- * Software.
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
- * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
- * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
- * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
- * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
- * IN THE SOFTWARE.
- *
- * Authors:
- * Chris Wilson <chris@chris-wilson.co.uk>
- *
- */
-
-/** @file gen3_linear_render_blits.c
- *
- * This is a test of doing many blits, with a working set
- * larger than the aperture size.
- *
- * The goal is to simply ensure the basics work.
- */
-
-#include "igt.h"
-#include <stdlib.h>
-#include <stdio.h>
-#include <string.h>
-#include <fcntl.h>
-#include <inttypes.h>
-#include <errno.h>
-#include <sys/stat.h>
-#include <sys/time.h>
-#include <sys/ioctl.h>
-#include "drm.h"
-
-#include "i915_reg.h"
-
-#define WIDTH 512
-#define HEIGHT 512
-
-static inline uint32_t pack_float(float f)
-{
- union {
- uint32_t dw;
- float f;
- } u;
- u.f = f;
- return u.dw;
-}
-
-static uint32_t fill_reloc(struct drm_i915_gem_relocation_entry *reloc,
- uint32_t offset,
- uint32_t handle,
- uint32_t read_domain,
- uint32_t write_domain)
-{
- reloc->target_handle = handle;
- reloc->delta = 0;
- reloc->offset = offset * sizeof(uint32_t);
- reloc->presumed_offset = 0;
- reloc->read_domains = read_domain;
- reloc->write_domain = write_domain;
-
- return reloc->presumed_offset + reloc->delta;
-}
-
-static void
-copy(int fd,
- uint32_t dst, int dst_tiling,
- uint32_t src, int src_tiling)
-{
- uint32_t batch[1024], *b = batch;
- struct drm_i915_gem_relocation_entry reloc[2], *r = reloc;
- struct drm_i915_gem_exec_object2 obj[3];
- struct drm_i915_gem_execbuffer2 exec;
- uint32_t handle;
- uint32_t tiling_bits;
-
- /* invariant state */
- *b++ = (_3DSTATE_AA_CMD |
- AA_LINE_ECAAR_WIDTH_ENABLE |
- AA_LINE_ECAAR_WIDTH_1_0 |
- AA_LINE_REGION_WIDTH_ENABLE | AA_LINE_REGION_WIDTH_1_0);
- *b++ = (_3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD |
- IAB_MODIFY_ENABLE |
- IAB_MODIFY_FUNC | (BLENDFUNC_ADD << IAB_FUNC_SHIFT) |
- IAB_MODIFY_SRC_FACTOR | (BLENDFACT_ONE <<
- IAB_SRC_FACTOR_SHIFT) |
- IAB_MODIFY_DST_FACTOR | (BLENDFACT_ZERO <<
- IAB_DST_FACTOR_SHIFT));
- *b++ = (_3DSTATE_DFLT_DIFFUSE_CMD);
- *b++ = (0);
- *b++ = (_3DSTATE_DFLT_SPEC_CMD);
- *b++ = (0);
- *b++ = (_3DSTATE_DFLT_Z_CMD);
- *b++ = (0);
- *b++ = (_3DSTATE_COORD_SET_BINDINGS |
- CSB_TCB(0, 0) |
- CSB_TCB(1, 1) |
- CSB_TCB(2, 2) |
- CSB_TCB(3, 3) |
- CSB_TCB(4, 4) |
- CSB_TCB(5, 5) | CSB_TCB(6, 6) | CSB_TCB(7, 7));
- *b++ = (_3DSTATE_RASTER_RULES_CMD |
- ENABLE_POINT_RASTER_RULE |
- OGL_POINT_RASTER_RULE |
- ENABLE_LINE_STRIP_PROVOKE_VRTX |
- ENABLE_TRI_FAN_PROVOKE_VRTX |
- LINE_STRIP_PROVOKE_VRTX(1) |
- TRI_FAN_PROVOKE_VRTX(2) | ENABLE_TEXKILL_3D_4D | TEXKILL_4D);
- *b++ = (_3DSTATE_MODES_4_CMD |
- ENABLE_LOGIC_OP_FUNC | LOGIC_OP_FUNC(LOGICOP_COPY) |
- ENABLE_STENCIL_WRITE_MASK | STENCIL_WRITE_MASK(0xff) |
- ENABLE_STENCIL_TEST_MASK | STENCIL_TEST_MASK(0xff));
- *b++ = (_3DSTATE_LOAD_STATE_IMMEDIATE_1 | I1_LOAD_S(3) | I1_LOAD_S(4) | I1_LOAD_S(5) | 2);
- *b++ = (0x00000000); /* Disable texture coordinate wrap-shortest */
- *b++ = ((1 << S4_POINT_WIDTH_SHIFT) |
- S4_LINE_WIDTH_ONE |
- S4_CULLMODE_NONE |
- S4_VFMT_XY);
- *b++ = (0x00000000); /* Stencil. */
- *b++ = (_3DSTATE_SCISSOR_ENABLE_CMD | DISABLE_SCISSOR_RECT);
- *b++ = (_3DSTATE_SCISSOR_RECT_0_CMD);
- *b++ = (0);
- *b++ = (0);
- *b++ = (_3DSTATE_DEPTH_SUBRECT_DISABLE);
- *b++ = (_3DSTATE_LOAD_INDIRECT | 0); /* disable indirect state */
- *b++ = (0);
- *b++ = (_3DSTATE_STIPPLE);
- *b++ = (0x00000000);
- *b++ = (_3DSTATE_BACKFACE_STENCIL_OPS | BFO_ENABLE_STENCIL_TWO_SIDE | 0);
-
- /* samler state */
- tiling_bits = 0;
- if (src_tiling != I915_TILING_NONE)
- tiling_bits = MS3_TILED_SURFACE;
- if (src_tiling == I915_TILING_Y)
- tiling_bits |= MS3_TILE_WALK;
-
-#define TEX_COUNT 1
- *b++ = (_3DSTATE_MAP_STATE | (3 * TEX_COUNT));
- *b++ = ((1 << TEX_COUNT) - 1);
- *b = fill_reloc(r++, b-batch, src, I915_GEM_DOMAIN_SAMPLER, 0); b++;
- *b++ = (MAPSURF_32BIT | MT_32BIT_ARGB8888 | tiling_bits |
- (HEIGHT - 1) << MS3_HEIGHT_SHIFT |
- (WIDTH - 1) << MS3_WIDTH_SHIFT);
- *b++ = ((WIDTH-1) << MS4_PITCH_SHIFT);
-
- *b++ = (_3DSTATE_SAMPLER_STATE | (3 * TEX_COUNT));
- *b++ = ((1 << TEX_COUNT) - 1);
- *b++ = (MIPFILTER_NONE << SS2_MIP_FILTER_SHIFT |
- FILTER_NEAREST << SS2_MAG_FILTER_SHIFT |
- FILTER_NEAREST << SS2_MIN_FILTER_SHIFT);
- *b++ = (TEXCOORDMODE_WRAP << SS3_TCX_ADDR_MODE_SHIFT |
- TEXCOORDMODE_WRAP << SS3_TCY_ADDR_MODE_SHIFT |
- 0 << SS3_TEXTUREMAP_INDEX_SHIFT);
- *b++ = (0x00000000);
-
- /* render target state */
- tiling_bits = 0;
- if (dst_tiling != I915_TILING_NONE)
- tiling_bits = BUF_3D_TILED_SURFACE;
- if (dst_tiling == I915_TILING_Y)
- tiling_bits |= BUF_3D_TILE_WALK_Y;
- *b++ = (_3DSTATE_BUF_INFO_CMD);
- *b++ = (BUF_3D_ID_COLOR_BACK | tiling_bits | WIDTH*4);
- *b = fill_reloc(r++, b-batch, dst,
- I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER);
- b++;
-
- *b++ = (_3DSTATE_DST_BUF_VARS_CMD);
- *b++ = (COLR_BUF_ARGB8888 |
- DSTORG_HORT_BIAS(0x8) |
- DSTORG_VERT_BIAS(0x8));
-
- /* draw rect is unconditional */
- *b++ = (_3DSTATE_DRAW_RECT_CMD);
- *b++ = (0x00000000);
- *b++ = (0x00000000); /* ymin, xmin */
- *b++ = (DRAW_YMAX(HEIGHT - 1) |
- DRAW_XMAX(WIDTH - 1));
- /* yorig, xorig (relate to color buffer?) */
- *b++ = (0x00000000);
-
- /* texfmt */
- *b++ = (_3DSTATE_LOAD_STATE_IMMEDIATE_1 | I1_LOAD_S(1) | I1_LOAD_S(2) | I1_LOAD_S(6) | 2);
- *b++ = ((4 << S1_VERTEX_WIDTH_SHIFT) | (4 << S1_VERTEX_PITCH_SHIFT));
- *b++ = (~S2_TEXCOORD_FMT(0, TEXCOORDFMT_NOT_PRESENT) |
- S2_TEXCOORD_FMT(0, TEXCOORDFMT_2D));
- *b++ = (S6_CBUF_BLEND_ENABLE | S6_COLOR_WRITE_ENABLE |
- BLENDFUNC_ADD << S6_CBUF_BLEND_FUNC_SHIFT |
- BLENDFACT_ONE << S6_CBUF_SRC_BLEND_FACT_SHIFT |
- BLENDFACT_ZERO << S6_CBUF_DST_BLEND_FACT_SHIFT);
-
- /* pixel shader */
- *b++ = (_3DSTATE_PIXEL_SHADER_PROGRAM | (1 + 3*3 - 2));
- /* decl FS_T0 */
- *b++ = (D0_DCL |
- REG_TYPE(FS_T0) << D0_TYPE_SHIFT |
- REG_NR(FS_T0) << D0_NR_SHIFT |
- ((REG_TYPE(FS_T0) != REG_TYPE_S) ? D0_CHANNEL_ALL : 0));
- *b++ = (0);
- *b++ = (0);
- /* decl FS_S0 */
- *b++ = (D0_DCL |
- (REG_TYPE(FS_S0) << D0_TYPE_SHIFT) |
- (REG_NR(FS_S0) << D0_NR_SHIFT) |
- ((REG_TYPE(FS_S0) != REG_TYPE_S) ? D0_CHANNEL_ALL : 0));
- *b++ = (0);
- *b++ = (0);
- /* texld(FS_OC, FS_S0, FS_T0 */
- *b++ = (T0_TEXLD |
- (REG_TYPE(FS_OC) << T0_DEST_TYPE_SHIFT) |
- (REG_NR(FS_OC) << T0_DEST_NR_SHIFT) |
- (REG_NR(FS_S0) << T0_SAMPLER_NR_SHIFT));
- *b++ = ((REG_TYPE(FS_T0) << T1_ADDRESS_REG_TYPE_SHIFT) |
- (REG_NR(FS_T0) << T1_ADDRESS_REG_NR_SHIFT));
- *b++ = (0);
-
- *b++ = (PRIM3D_RECTLIST | (3*4 - 1));
- *b++ = pack_float(WIDTH);
- *b++ = pack_float(HEIGHT);
- *b++ = pack_float(WIDTH);
- *b++ = pack_float(HEIGHT);
-
- *b++ = pack_float(0);
- *b++ = pack_float(HEIGHT);
- *b++ = pack_float(0);
- *b++ = pack_float(HEIGHT);
-
- *b++ = pack_float(0);
- *b++ = pack_float(0);
- *b++ = pack_float(0);
- *b++ = pack_float(0);
-
- *b++ = MI_BATCH_BUFFER_END;
- if ((b - batch) & 1)
- *b++ = 0;
-
- igt_assert(b - batch <= 1024);
- handle = gem_create(fd, 4096);
- gem_write(fd, handle, 0, batch, (b-batch)*sizeof(batch[0]));
-
- igt_assert(r-reloc == 2);
-
- obj[0].handle = dst;
- obj[0].relocation_count = 0;
- obj[0].relocs_ptr = 0;
- obj[0].alignment = 0;
- obj[0].offset = 0;
- obj[0].flags = 0;
- obj[0].rsvd1 = 0;
- obj[0].rsvd2 = 0;
-
- obj[1].handle = src;
- obj[1].relocation_count = 0;
- obj[1].relocs_ptr = 0;
- obj[1].alignment = 0;
- obj[1].offset = 0;
- obj[1].flags = 0;
- obj[1].rsvd1 = 0;
- obj[1].rsvd2 = 0;
-
- obj[2].handle = handle;
- obj[2].relocation_count = 2;
- obj[2].relocs_ptr = (uintptr_t)reloc;
- obj[2].alignment = 0;
- obj[2].offset = 0;
- obj[2].flags = 0;
- obj[2].rsvd1 = obj[2].rsvd2 = 0;
-
- exec.buffers_ptr = (uintptr_t)obj;
- exec.buffer_count = 3;
- exec.batch_start_offset = 0;
- exec.batch_len = (b-batch)*sizeof(batch[0]);
- exec.DR1 = exec.DR4 = 0;
- exec.num_cliprects = 0;
- exec.cliprects_ptr = 0;
- exec.flags = 0;
- i915_execbuffer2_set_context_id(exec, 0);
- exec.rsvd2 = 0;
-
- gem_execbuf(fd, &exec);
-
- gem_close(fd, handle);
-}
-
-static uint32_t
-create_bo(int fd, uint32_t val, int tiling)
-{
- uint32_t handle;
- uint32_t *v;
- int i;
-
- handle = gem_create(fd, WIDTH*HEIGHT*4);
- gem_set_tiling(fd, handle, tiling, WIDTH*4);
-
- /* Fill the BO with dwords starting at val */
- v = gem_mmap__gtt(fd, handle, WIDTH * HEIGHT * 4,
- PROT_READ | PROT_WRITE);
- for (i = 0; i < WIDTH*HEIGHT; i++)
- v[i] = val++;
- munmap(v, WIDTH*HEIGHT*4);
-
- return handle;
-}
-
-static void
-check_bo(int fd, uint32_t handle, uint32_t val)
-{
- uint32_t *v;
- int i;
-
- v = gem_mmap__gtt(fd, handle, WIDTH * HEIGHT * 4, PROT_READ);
- for (i = 0; i < WIDTH*HEIGHT; i++) {
- igt_assert_f(v[i] == val,
- "Expected 0x%08x, found 0x%08x "
- "at offset 0x%08x\n",
- val, v[i], i * 4);
- val++;
- }
- munmap(v, WIDTH*HEIGHT*4);
-}
-
-int main(int argc, char **argv)
-{
- uint32_t *handle, *tiling, *start_val;
- uint32_t start = 0;
- int i, fd, count;
-
- igt_simple_init(argc, argv);
-
- fd = drm_open_driver(DRIVER_INTEL);
-
- igt_require(IS_GEN3(intel_get_drm_devid(fd)));
-
- count = 0;
- if (argc > 1)
- count = atoi(argv[1]);
- if (count == 0)
- count = 3 * gem_aperture_size(fd) / (1024*1024) / 2;
- igt_info("Using %d 1MiB buffers\n", count);
- intel_require_memory(count, 1024*1024, CHECK_RAM);
-
- handle = malloc(sizeof(uint32_t)*count*3);
- tiling = handle + count;
- start_val = tiling + count;
-
- for (i = 0; i < count; i++) {
- handle[i] = create_bo(fd, start, tiling[i] = i % 3);
- start_val[i] = start;
- start += 1024 * 1024 / 4;
- }
-
- igt_info("Verifying initialisation..."); fflush(stdout);
- for (i = 0; i < count; i++)
- check_bo(fd, handle[i], start_val[i]);
- igt_info("done\n");
-
- igt_info("Cyclic blits, forward..."); fflush(stdout);
- for (i = 0; i < count * 32; i++) {
- int src = i % count;
- int dst = (i + 1) % count;
-
- copy(fd, handle[dst], tiling[dst], handle[src], tiling[src]);
- start_val[dst] = start_val[src];
- }
- igt_info("verifying..."); fflush(stdout);
- for (i = 0; i < count; i++)
- check_bo(fd, handle[i], start_val[i]);
- igt_info("done\n");
-
- igt_info("Cyclic blits, backward..."); fflush(stdout);
- for (i = 0; i < count * 32; i++) {
- int src = (i + 1) % count;
- int dst = i % count;
-
- copy(fd, handle[dst], tiling[dst], handle[src], tiling[src]);
- start_val[dst] = start_val[src];
- }
- igt_info("verifying..."); fflush(stdout);
- for (i = 0; i < count; i++)
- check_bo(fd, handle[i], start_val[i]);
- igt_info("done\n");
-
- igt_info("Random blits..."); fflush(stdout);
- for (i = 0; i < count * 32; i++) {
- int src = random() % count;
- int dst = random() % count;
-
- while (src == dst)
- dst = random() % count;
-
- copy(fd, handle[dst], tiling[dst], handle[src], tiling[src]);
- start_val[dst] = start_val[src];
- }
- igt_info("verifying..."); fflush(stdout);
- for (i = 0; i < count; i++)
- check_bo(fd, handle[i], start_val[i]);
- igt_info("done\n");
-
- igt_exit();
-}