summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)AuthorFilesLines
2011-08-25d3d1x: fix xs_set_samplersChristoph Bumiller1-1/+2
2011-08-25android: add support for r600gChia-I Wu5-0/+135
2011-08-25winsys/radeon: share the source listChia-I Wu3-9/+7
2011-08-25winsys/r600: share the source listChia-I Wu3-13/+10
2011-08-25r600g: share the source listChia-I Wu3-31/+19
2011-08-24glsl: Make sure that Extensions.dummy_true is set to trueIan Romanick1-0/+2
2011-08-24vbo: remove unused var, remove unneeded local varBrian Paul1-4/+1
2011-08-24llvmpipe: add more restrict keywordsBrian Paul1-4/+4
2011-08-24swrast: Remove swrast eject/validate texture image code.Brian Paul1-79/+0
2011-08-24radeon: Fix flushing before writing a teximage's BO when !t->bo.Eric Anholt1-12/+12
2011-08-24st/mesa: remove st_texture_image::face,level fieldsBrian Paul4-23/+17
2011-08-24intel: use new gl_texture_image:Face, Level fieldsBrian Paul9-51/+34
2011-08-24mesa: add gl_texture_image::Face, Level fieldsBrian Paul2-0/+5
2011-08-24x11: add missing comma to fix compilationBrian Paul1-1/+1
2011-08-24r600g: fill out missing entries in opcode tables.Dave Airlie1-0/+36
2011-08-24winsys/svga: use os_mmap() for memory mappingChia-I Wu1-5/+6
2011-08-24winsys/radeon: use os_mmap() for memory mappingChia-I Wu1-3/+3
2011-08-24auxiliary/os: add wrappers for mmap/munmapChia-I Wu1-0/+87
2011-08-23i965: Only map the necessary buffer range in brw_prepare_indicesIan Romanick1-3/+2
2011-08-23tnl: Only map the necessary buffer range in bind_indicesIan Romanick1-5/+21
2011-08-23mesa: Only map the necessary buffer range in vbo_get_minmax_indexIan Romanick1-4/+19
2011-08-23mesa: Eliminate dd_function_table::MapBufferIan Romanick24-267/+123
2011-08-23radeon: Hack up an implementation of MapBufferRangeIan Romanick1-0/+33
2011-08-23mesa: Fix incorrect access parameter passed to MapBufferIan Romanick2-6/+2
2011-08-23mesa: Remove target parameter from dd_function_table::FlushMappedBufferRangeIan Romanick5-8/+6
2011-08-23intel: Correctly check for read-only mappings in intel_bufferobj_map_rangeIan Romanick1-1/+3
2011-08-23mesa: Remove target parameter from dd_function_table::MapBufferRangeIan Romanick6-11/+7
2011-08-23mesa: Remove target parameter from dd_function_table::GetBufferSubDataIan Romanick7-10/+6
2011-08-23mesa: Remove target parameter from dd_function_table::BufferSubDataIan Romanick6-8/+5
2011-08-23mesa: Remove target parameter from dd_function_table::MapBufferIan Romanick24-69/+40
2011-08-23mesa: Remove target parameter from dd_function_table::UnmapBufferIan Romanick26-75/+53
2011-08-23make: Add missing source file.José Fonseca1-0/+1
2011-08-23i965: Fix typo in 2b224d66a01f3ce867fb05558b25749705bbfe7aEric Anholt1-1/+1
2011-08-23i965/gen6+: Use non-normalized coordinates for GL_TEXTURE_RECTANGLE.Eric Anholt4-2/+19
2011-08-23i965: Implement textureSize (TXS) on Gen4.Kenneth Graunke3-6/+23
2011-08-23i965/fs: Implement textureSize (TXS) on Gen5+.Kenneth Graunke6-10/+35
2011-08-23i965/fs: Rudimentary support for non-floating point texture results.Kenneth Graunke1-1/+1
2011-08-23glsl/builtins: Uncomment textureSize prototypes.Kenneth Graunke2-4/+0
2011-08-23texture_builtins.py: Add support for textureSize (txs).Kenneth Graunke1-14/+36
2011-08-23glsl: Add a new ir_txs (textureSize) opcode to ir_texture.Kenneth Graunke11-36/+65
2011-08-23st/xorg: Advertise support for XvMCMaarten Lankhorst4-0/+129
2011-08-23mesa: call _mesa_set_vp_override in glDrawTex*Chia-I Wu1-0/+4
2011-08-23auxiliary: share the source listsChia-I Wu4-591/+207
2011-08-22glsl: Make ir_validate actually visit ir_if nodes.Kenneth Graunke1-2/+3
2011-08-22intel: Abort when DRI2 separate stencil handshake failsChad Versace1-0/+7
2011-08-21glsl_to_tgsi: Fix a few more struct vs. class warnings.Kenneth Graunke1-5/+5
2011-08-20glsl_to_tgsi: emit a MAD(b, -a, b) for !a && bBryan Cain1-0/+52
2011-08-20glsl_to_tgsi: fix typoBryan Cain1-1/+1
2011-08-20glsl_to_tgsi: implement ir_binop_all_equal using DP4 w/SGEBryan Cain1-1/+19
2011-08-20glsl_to_tgsi: implement ir_binop_any_nequal using DP4 w/saturate or DP4 w/SLTBryan Cain1-2/+23