1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
|
/**************************************************************************
Copyright 1998-1999 Precision Insight, Inc., Cedar Park, Texas.
All Rights Reserved.
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sub license, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial portions
of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
IN NO EVENT SHALL PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR
ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**************************************************************************/
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/tdfx/tdfx_driver.c,v 1.30 2000/03/06 23:54:13 dawes Exp $ */
/*
* Authors:
* Daryll Strauss <daryll@precisioninsight.com>
*
*/
/*
* This server does not support these XFree 4.0 features yet
* DDC2 (requires I2C)
* shadowFb (if requested or acceleration is off)
* Overlay planes
*/
/*
* These are X and server generic header files.
*/
#include "xf86.h"
#include "xf86_ansic.h"
#include "xf86_OSproc.h"
#include "xf86Resources.h"
#include "xf86RAC.h"
#include "vbe.h"
#include "xf86cmap.h"
/* If the driver uses port I/O directly, it needs: */
#include "compiler.h"
/* Drivers using the mi implementation of backing store need: */
#include "mibstore.h"
/* All drivers using the vgahw module need this */
/* This driver needs to be modified to not use vgaHW for multihead operation */
#include "vgaHW.h"
/* Drivers using the mi SW cursor need: */
#include "mipointer.h"
/* Drivers using the mi colourmap code need: */
#include "micmap.h"
/* Required for line biases */
#include "miline.h"
/* Drivers using cfb need: */
#define PSZ 8
#include "cfb.h"
#undef PSZ
/* Drivers supporting bpp 16, 24 or 32 with cfb need one or more of: */
#include "cfb16.h"
#include "cfb24.h"
#include "cfb32.h"
/* !!! These need to be checked !!! */
#if 0
#ifdef XFreeXDGA
#define _XF86DGA_SERVER_
#include "extensions/xf86dgastr.h"
#endif
#endif
/* The driver's own header file: */
#include "tdfx.h"
#include "miscstruct.h"
#include "xf86xv.h"
#include "Xv.h"
#ifdef XF86DRI
#include "dri.h"
#endif
/* Required Functions: */
/* Print a driver identifying message. */
static void TDFXIdentify(int flags);
/* Identify if there is any hardware present that I know how to drive. */
static Bool TDFXProbe(DriverPtr drv, int flags);
/* Process the config file and see if we have a valid configuration */
static Bool TDFXPreInit(ScrnInfoPtr pScrn, int flags);
/* Initialize a screen */
static Bool TDFXScreenInit(int Index, ScreenPtr pScreen, int argc, char **argv);
/* Enter from a virtual terminal */
static Bool TDFXEnterVT(int scrnIndex, int flags);
/* Leave to a virtual terminal */
static void TDFXLeaveVT(int scrnIndex, int flags);
/* Close down each screen we initialized */
static Bool TDFXCloseScreen(int scrnIndex, ScreenPtr pScreen);
/* Change screensaver state */
static Bool TDFXSaveScreen(ScreenPtr pScreen, int mode);
/* Cleanup server private data */
static void TDFXFreeScreen(int scrnIndex, int flags);
/* Check if a mode is valid on the hardware */
static int TDFXValidMode(int scrnIndex, DisplayModePtr mode, Bool
verbose, int flags);
#ifdef DPMSExtension
/* Switch to various Display Power Management System levels */
static void TDFXDisplayPowerManagementSet(ScrnInfoPtr pScrn,
int PowerManagermentMode, int flags);
#endif
#define PCI_SUBDEVICE_ID_VOODOO3_2000 0x0036
#define PCI_SUBDEVICE_ID_VOODOO3_3000 0x003a
DriverRec TDFX = {
TDFX_VERSION,
TDFX_DRIVER_NAME,
#if 0
"Accelerated driver for 3dfx cards",
#endif
TDFXIdentify,
TDFXProbe,
NULL,
0
};
/* Chipsets */
static SymTabRec TDFXChipsets[] = {
{ PCI_CHIP_BANSHEE, "3dfx Banshee"},
{ PCI_CHIP_VOODOO3, "3dfx Voodoo3"},
{ PCI_CHIP_VOODOO5, "3dfx Voodoo5"},
{ -1, NULL }
};
static PciChipsets TDFXPciChipsets[] = {
{ PCI_CHIP_BANSHEE, PCI_CHIP_BANSHEE, RES_SHARED_VGA },
{ PCI_CHIP_VOODOO3, PCI_CHIP_VOODOO3, RES_SHARED_VGA },
{ PCI_CHIP_VOODOO5, PCI_CHIP_VOODOO5, RES_SHARED_VGA },
{ -1, -1, RES_UNDEFINED }
};
/* !!! Do we want an option for PIO address space? !!! */
/* !!! Do we want an option for alternate clocking? !!! */
typedef enum {
OPTION_NOACCEL,
OPTION_SW_CURSOR,
OPTION_USE_PIO,
OPTION_NO_SLI
} TDFXOpts;
static OptionInfoRec TDFXOptions[] = {
{ OPTION_NOACCEL, "NoAccel", OPTV_BOOLEAN, {0}, FALSE },
{ OPTION_SW_CURSOR, "SWcursor", OPTV_BOOLEAN, {0}, FALSE },
{ OPTION_USE_PIO, "UsePIO", OPTV_BOOLEAN, {0}, FALSE},
{ OPTION_NO_SLI, "NoSLI", OPTV_BOOLEAN, {0}, FALSE},
{ -1, NULL, OPTV_NONE, {0}, FALSE}
};
static const char *vgahwSymbols[] = {
"vgaHWGetHWRec",
"vgaHWSave", /* Added */
"vgaHWRestore", /* Added */
"vgaHWProtect",
"vgaHWInit",
"vgaHWMapMem",
"vgaHWSetMmioFuncs",
"vgaHWGetIOBase",
"vgaHWLock",
"vgaHWUnlock",
"vgaHWFreeHWRec",
"vgaHWSeqReset",
"vgaHWHandleColormaps",
0
};
static const char *cfbSymbols[] = {
"cfbScreenInit",
"cfb16ScreenInit",
"cfb24ScreenInit",
"cfb32ScreenInit",
"cfb8_32ScreenInit",
"cfb24_32ScreenInit",
NULL
};
static const char *xf8_32bppSymbols[] = {
"xf86Overlay8Plus32Init",
NULL
};
static const char *xaaSymbols[] = {
"XAADestroyInfoRec",
"XAACreateInfoRec",
"XAAInit",
"XAAStippleScanlineFuncLSBFirst",
"XAAOverlayFBfuncs",
"XAACachePlanarMonoStipple",
"XAAScreenIndex",
"XAAReverseBitOrder",
NULL
};
static const char *ramdacSymbols[] = {
"xf86InitCursor",
"xf86CreateCursorInfoRec",
"xf86DestroyCursorInfoRec",
NULL
};
static const char *ddcSymbols[] = {
"xf86PrintEDID",
"xf86DoEDID_DDC1",
NULL
};
static const char *vbeSymbols[] = {
"VBEInit",
"vbeDoEDID",
NULL
};
#ifdef XF86DRI
static const char *drmSymbols[] = {
"drmAddBufs",
"drmAddMap",
"drmAvailable",
"drmCtlAddCommand",
"drmCtlInstHandler",
"drmGetInterruptFromBusID",
"drmMapBufs",
"drmMarkBufs",
"drmUnmapBufs",
NULL
};
static const char *driSymbols[] = {
"DRIGetDrawableIndex",
"DRIFinishScreenInit",
"DRIDestroyInfoRec",
"DRICloseScreen",
"DRIDestroyInfoRec",
"DRIScreenInit",
"DRIDestroyInfoRec",
"DRICreateInfoRec",
"DRILock",
"DRIUnlock",
"DRIGetSAREAPrivate",
"DRIGetContext",
"GlxSetVisualConfigs",
NULL
};
#endif
#ifdef XFree86LOADER
static MODULESETUPPROTO(tdfxSetup);
static XF86ModuleVersionInfo tdfxVersRec =
{
"tdfx",
MODULEVENDORSTRING,
MODINFOSTRING1,
MODINFOSTRING2,
XF86_VERSION_CURRENT,
TDFX_MAJOR_VERSION, TDFX_MINOR_VERSION, TDFX_PATCHLEVEL,
ABI_CLASS_VIDEODRV,
ABI_VIDEODRV_VERSION,
MOD_CLASS_VIDEODRV,
{0,0,0,0}
};
XF86ModuleData tdfxModuleData = {&tdfxVersRec, tdfxSetup, 0};
static pointer
tdfxSetup(pointer module, pointer opts, int *errmaj, int *errmin)
{
static Bool setupDone = FALSE;
/* This module should be loaded only once, but check to be sure. */
if (!setupDone) {
setupDone = TRUE;
xf86AddDriver(&TDFX, module, 0);
/*
* Modules that this driver always requires may be loaded here
* by calling LoadSubModule().
*/
/*
* Tell the loader about symbols from other modules that this module
* might refer to.
*/
LoaderRefSymLists(vgahwSymbols, cfbSymbols, xaaSymbols,
xf8_32bppSymbols, ramdacSymbols, vbeSymbols,
#ifdef XF86DRI
drmSymbols, driSymbols,
#endif
NULL);
/*
* The return value must be non-NULL on success even though there
* is no TearDownProc.
*/
return (pointer)1;
} else {
if (errmaj) *errmaj = LDR_ONCEONLY;
return NULL;
}
}
#endif
/*
* TDFXGetRec and TDFXFreeRec --
*
* Private data for the driver is stored in the screen structure.
* These two functions create and destroy that private data.
*
*/
static Bool
TDFXGetRec(ScrnInfoPtr pScrn) {
if (pScrn->driverPrivate) return TRUE;
pScrn->driverPrivate = xnfcalloc(sizeof(TDFXRec), 1);
return TRUE;
}
static void
TDFXFreeRec(ScrnInfoPtr pScrn) {
if (!pScrn) return;
if (!pScrn->driverPrivate) return;
xfree(pScrn->driverPrivate);
pScrn->driverPrivate=0;
}
/*
* TDFXIdentify --
*
* Returns the string name for the driver based on the chipset. In this
* case it will always be an TDFX, so we can return a static string.
*
*/
static void
TDFXIdentify(int flags) {
xf86PrintChipsets(TDFX_NAME, "Driver for 3dfx Banshee/Voodoo3 chipsets", TDFXChipsets);
}
/*
* TDFXProbe --
*
* Look through the PCI bus to find cards that are TDFX boards.
* Setup the dispatch table for the rest of the driver functions.
*
*/
static Bool
TDFXProbe(DriverPtr drv, int flags) {
int i, numUsed, numDevSections, *usedChips;
GDevPtr *devSections = NULL;
Bool foundScreen = FALSE;
TDFXTRACE("TDFXProbe start\n");
/*
Find the config file Device sections that match this
driver, and return if there are none.
*/
if ((numDevSections = xf86MatchDevice(TDFX_DRIVER_NAME, &devSections))<=0) {
return FALSE;
}
/*
Since these Probing is just checking the PCI data the server already
collected.
*/
if (!xf86GetPciVideoInfo()) return FALSE;
numUsed = xf86MatchPciInstances(TDFX_NAME, PCI_VENDOR_3DFX,
TDFXChipsets, TDFXPciChipsets,
devSections, numDevSections,
drv, &usedChips);
if (numUsed<=0) return FALSE;
if (flags & PROBE_DETECT)
foundScreen = TRUE;
else for (i=0; i<numUsed; i++) {
ScrnInfoPtr pScrn;
/* Allocate new ScrnInfoRec and claim the slot */
pScrn = xf86AllocateScreen(drv, 0);
pScrn->driverVersion = TDFX_VERSION;
pScrn->driverName = TDFX_DRIVER_NAME;
pScrn->name = TDFX_NAME;
pScrn->Probe = TDFXProbe;
pScrn->PreInit = TDFXPreInit;
pScrn->ScreenInit = TDFXScreenInit;
pScrn->SwitchMode = TDFXSwitchMode;
pScrn->AdjustFrame = TDFXAdjustFrame;
pScrn->EnterVT = TDFXEnterVT;
pScrn->LeaveVT = TDFXLeaveVT;
pScrn->FreeScreen = TDFXFreeScreen;
pScrn->ValidMode = TDFXValidMode;
foundScreen = TRUE;
xf86ConfigActivePciEntity(pScrn, usedChips[i], TDFXPciChipsets, 0, 0, 0, 0, 0);
}
xfree(usedChips);
if (devSections) xfree(devSections);
return foundScreen;
}
static int
TDFXCountRam(ScrnInfoPtr pScrn) {
TDFXPtr pTDFX;
int memSize;
int memType=-1; /* SDRAM or SGRAM */
pTDFX = TDFXPTR(pScrn);
TDFXTRACE("TDFXCountRam start\n");
memSize=0;
if (pTDFX->PIOBase[0]) {
CARD32
partSize, /* size of SGRAM chips in Mbits */
nChips, /* # chips of SDRAM/SGRAM */
banks, /* Number of banks of chips */
dramInit0_strap,
dramInit1_strap,
dramInit1,
miscInit1;
/* determine memory type: SDRAM or SGRAM */
memType = MEM_TYPE_SGRAM;
dramInit1_strap = pTDFX->readLong(pTDFX, DRAMINIT1);
dramInit1_strap &= SST_MCTL_TYPE_SDRAM;
if (dramInit1_strap) memType = MEM_TYPE_SDRAM;
/* set memory interface delay values and enable refresh */
/* these apply to all RAM vendors */
dramInit1 = 0x0;
dramInit1 |= 2<<SST_SGRAM_OFLOP_DEL_ADJ_SHIFT;
dramInit1 |= SST_SGRAM_CLK_NODELAY;
dramInit1 |= SST_DRAM_REFRESH_EN;
dramInit1 |= (0x18 << SST_DRAM_REFRESH_VALUE_SHIFT) & SST_DRAM_REFRESH_VALUE;
dramInit1 &= ~SST_MCTL_TYPE_SDRAM;
dramInit1 |= dramInit1_strap;
pTDFX->writeLong(pTDFX, DRAMINIT1, dramInit1);
/* determine memory size from strapping pins (dramInit0 and dramInit1) */
dramInit0_strap = pTDFX->readLong(pTDFX, DRAMINIT0);
if (pTDFX->ChipType<=PCI_CHIP_VOODOO3) { /* Banshee/V3 */
if (memType == MEM_TYPE_SDRAM) {
memSize = 16;
} else {
nChips = ((dramInit0_strap & SST_SGRAM_NUM_CHIPSETS) == 0) ? 4 : 8;
if ( (dramInit0_strap & SST_SGRAM_TYPE) == SST_SGRAM_TYPE_8MBIT ) {
partSize = 8;
} else if ( (dramInit0_strap & SST_SGRAM_TYPE) == SST_SGRAM_TYPE_16MBIT) {
partSize = 16;
} else {
ErrorF("Invalid sgram type = 0x%x",
(dramInit0_strap & SST_SGRAM_TYPE) << SST_SGRAM_TYPE_SHIFT );
return 0;
}
memSize = (nChips * partSize) / 8; /* in MBytes */
}
} else { /* V4, V5 */
nChips = ((dramInit0_strap & SST_SGRAM_NUM_CHIPSETS)==0) ? 4 : 8;
partSize=1<<((dramInit0_strap&0x38000000)>>28);
banks=((dramInit0_strap&BIT(30))==0) ? 2 : 4;
memSize=nChips*partSize*banks;
}
TDFXTRACEREG("dramInit0 = %x dramInit1 = %x\n", dramInit0_strap, dramInit1_strap);
TDFXTRACEREG("MemConfig %d chips %d size %d total\n", nChips, partSize, memSize);
/*
disable block writes for SDRAM
*/
miscInit1 = pTDFX->readLong(pTDFX, MISCINIT1);
if ( memType == MEM_TYPE_SDRAM ) {
miscInit1 |= SST_DISABLE_2D_BLOCK_WRITE;
}
miscInit1|=1;
pTDFX->writeLong(pTDFX, MISCINIT1, miscInit1);
}
/* return # of KBytes of board memory */
return memSize*1024;
}
extern xf86MonPtr ConfiguredMonitor;
static void
TDFXProbeDDC(ScrnInfoPtr pScrn, int index)
{
vbeInfoPtr pVbe;
if (xf86LoadSubModule(pScrn, "vbe")) {
pVbe = VBEInit(NULL,index);
ConfiguredMonitor = vbeDoEDID(pVbe);
}
}
static int TDFXCfgToSize(int cfg)
{
if (cfg<4) return 0x8000000<<cfg;
return 0x4000000>>(cfg-4);
}
static int TDFXSizeToCfg(int size)
{
switch (size) {
case 0x40000000: return 3;
case 0x20000000: return 2;
case 0x10000000: return 1;
case 0x08000000: return 0;
case 0x04000000: return 4;
case 0x02000000: return 5;
case 0x01000000: return 6;
case 0x00800000: return 7;
case 0x00400000: return 8;
default:
return -1;
}
}
static void
TDFXFindChips(ScrnInfoPtr pScrn, pciVideoPtr match)
{
TDFXPtr pTDFX;
pciVideoPtr *ppPci;
pTDFX=TDFXPTR(pScrn);
pTDFX->numChips=0;
pTDFX->ChipType=match->chipType;
for (ppPci = xf86GetPciVideoInfo(); *ppPci != NULL; ppPci++) {
if ((*ppPci)->bus == match->bus &&
(*ppPci)->device == match->device) {
pTDFX->PciTag[pTDFX->numChips] = pciTag((*ppPci)->bus,
(*ppPci)->device,
(*ppPci)->func);
pTDFX->PIOBase[pTDFX->numChips] = (*ppPci)->ioBase[2]&0xFFFFFFFC;
pTDFX->numChips++;
}
}
}
static void
TDFXInitChips(ScrnInfoPtr pScrn)
{
TDFXPtr pTDFX;
int i, cfgbits, initbits;
int mem0base, mem1base, mem0size, mem0bits, mem1size, mem1bits;
pTDFX=TDFXPTR(pScrn);
cfgbits=pciReadLong(pTDFX->PciTag[0], CFG_PCI_DECODE);
mem0base=pciReadLong(pTDFX->PciTag[0], CFG_MEM0BASE);
mem1base=pciReadLong(pTDFX->PciTag[0], CFG_MEM1BASE);
mem0size=32*1024*1024; /* Registers are always 32MB */
mem1size=pScrn->videoRam*1024*2; /* Linear mapping is 2x memory */
mem0bits=TDFXSizeToCfg(mem0size);
mem1bits=TDFXSizeToCfg(mem1size)<<4;
cfgbits=(cfgbits&~(0xFF))|mem0bits|mem1bits;
for (i=0; i<pTDFX->numChips; i++) {
initbits=pciReadLong(pTDFX->PciTag[i], CFG_INIT_ENABLE);
initbits|=BIT(10);
pciWriteLong(pTDFX->PciTag[i], CFG_INIT_ENABLE, initbits);
pTDFX->MMIOAddr[i]=mem0base+i*mem0size;
pciWriteLong(pTDFX->PciTag[i], CFG_MEM0BASE, 0xFFFFFFFF);
pciWriteLong(pTDFX->PciTag[i], CFG_MEM0BASE, pTDFX->MMIOAddr[i]);
pTDFX->MMIOAddr[i]&=0xFFFFFF00;
pTDFX->LinearAddr[i]=mem1base+i*mem1size;
pciWriteLong(pTDFX->PciTag[i], CFG_MEM1BASE, 0xFFFFFFFF);
pciWriteLong(pTDFX->PciTag[i], CFG_MEM1BASE, pTDFX->LinearAddr[i]);
pTDFX->LinearAddr[i]&=0xFFFFFF00;
pciWriteLong(pTDFX->PciTag[i], CFG_PCI_DECODE, cfgbits);
initbits&=~BIT(10);
pciWriteLong(pTDFX->PciTag[i], CFG_INIT_ENABLE, initbits);
}
}
/*
* TDFXPreInit --
*
* Do initial setup of the board before we know what resolution we will
* be running at.
*
*/
static Bool
TDFXPreInit(ScrnInfoPtr pScrn, int flags)
{
TDFXPtr pTDFX;
ClockRangePtr clockRanges;
int i;
MessageType from;
char *mod=0, *reqSym=0;
int flags24;
rgb defaultWeight = {0, 0, 0};
pciVideoPtr match;
TDFXTRACE("TDFXPreInit start\n");
if (pScrn->numEntities != 1) return FALSE;
/* Allocate driverPrivate */
if (!TDFXGetRec(pScrn)) {
return FALSE;
}
pTDFX = TDFXPTR(pScrn);
pTDFX->initDone=FALSE;
pTDFX->pEnt = xf86GetEntityInfo(pScrn->entityList[0]);
if (pTDFX->pEnt->location.type != BUS_PCI) return FALSE;
if (xf86LoadSubModule(pScrn, "int10")) {
xf86Int10InfoPtr pInt;
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"Softbooting the board (through the int10 interface).\n");
pInt = xf86InitInt10(pTDFX->pEnt->index);
if (!pInt)
{
xf86DrvMsg(pScrn->scrnIndex, X_WARNING,
"Softbooting the board failed.\n");
}
else
{
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"Softbooting the board succeeded.\n");
xf86FreeInt10(pInt);
}
}
match=pTDFX->PciInfo=xf86GetPciInfoForEntity(pTDFX->pEnt->index);
TDFXFindChips(pScrn, match);
if (xf86RegisterResources(pTDFX->pEnt->index, 0, ResNone))
return FALSE;
if (pTDFX->usePIO)
pScrn->racIoFlags = RAC_FB | RAC_COLORMAP | RAC_CURSOR | RAC_VIEWPORT;
else
pScrn->racMemFlags = RAC_FB | RAC_COLORMAP | RAC_CURSOR | RAC_VIEWPORT;
if (flags & PROBE_DETECT) {
TDFXProbeDDC(pScrn, pTDFX->pEnt->index);
return FALSE;
}
/* The vgahw module should be loaded here when needed */
if (!xf86LoadSubModule(pScrn, "vgahw")) return FALSE;
xf86LoaderReqSymLists(vgahwSymbols, NULL);
/* Allocate a vgaHWRec */
if (!vgaHWGetHWRec(pScrn)) return FALSE;
/* Set pScrn->monitor */
pScrn->monitor = pScrn->confScreen->monitor;
flags24=Support24bppFb | Support32bppFb | SupportConvert32to24;
if (!xf86SetDepthBpp(pScrn, 8, 8, 8, flags24)) {
return FALSE;
} else {
switch (pScrn->depth) {
case 8:
case 16:
case 24:
break;
default:
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"Given depth (%d) is not supported by tdfx driver\n",
pScrn->depth);
return FALSE;
}
}
xf86PrintDepthBpp(pScrn);
pScrn->rgbBits=8;
if (pScrn->depth>8) {
if (!xf86SetWeight(pScrn, defaultWeight, defaultWeight))
return FALSE;
}
pScrn->rgbBits=8;
if (!xf86SetDefaultVisual(pScrn, -1)) {
return FALSE;
} else {
/* We don't currently support DirectColor at > 8bpp */
if (pScrn->depth > 8 && pScrn->defaultVisual != TrueColor) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "Given default visual"
" (%s) is not supported at depth %d\n",
xf86GetVisualName(pScrn->defaultVisual), pScrn->depth);
return FALSE;
}
}
/* We use a programamble clock */
pScrn->progClock = TRUE;
pTDFX->cpp = pScrn->bitsPerPixel/8;
/* Process the options */
xf86CollectOptions(pScrn, NULL);
xf86ProcessOptions(pScrn->scrnIndex, pScrn->options, TDFXOptions);
/*
* Set the Chipset and ChipRev, allowing config file entries to
* override.
*/
if (pTDFX->pEnt->device->chipset && *pTDFX->pEnt->device->chipset) {
pScrn->chipset = pTDFX->pEnt->device->chipset;
from = X_CONFIG;
} else if (pTDFX->pEnt->device->chipID >= 0) {
pScrn->chipset = (char *)xf86TokenToString(TDFXChipsets, pTDFX->pEnt->device->chipID);
from = X_CONFIG;
xf86DrvMsg(pScrn->scrnIndex, X_CONFIG, "ChipID override: 0x%04X\n",
pTDFX->pEnt->device->chipID);
} else {
from = X_PROBED;
pScrn->chipset = (char *)xf86TokenToString(TDFXChipsets, match->chipType);
}
if (pTDFX->pEnt->device->chipRev >= 0) {
xf86DrvMsg(pScrn->scrnIndex, X_CONFIG, "ChipRev override: %d\n",
pTDFX->pEnt->device->chipRev);
}
xf86DrvMsg(pScrn->scrnIndex, from, "Chipset: \"%s\"\n", pScrn->chipset);
if (pTDFX->pEnt->device->MemBase != 0) {
pTDFX->LinearAddr[0] = pTDFX->pEnt->device->MemBase;
from = X_CONFIG;
} else {
if (match->memBase[1] != 0) {
pTDFX->LinearAddr[0] = match->memBase[1];
from = X_PROBED;
} else {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"No valid FB address in PCI config space\n");
TDFXFreeRec(pScrn);
return FALSE;
}
}
xf86DrvMsg(pScrn->scrnIndex, from, "Linear framebuffer at 0x%lX\n",
(unsigned long)pTDFX->LinearAddr[0]);
if (pTDFX->pEnt->device->IOBase != 0) {
pTDFX->MMIOAddr[0] = pTDFX->pEnt->device->IOBase;
from = X_CONFIG;
} else {
if (match->memBase[0]) {
pTDFX->MMIOAddr[0] = match->memBase[0];
from = X_PROBED;
} else {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"No valid MMIO address in PCI config space\n");
TDFXFreeRec(pScrn);
return FALSE;
}
}
xf86DrvMsg(pScrn->scrnIndex, from, "MMIO registers at addr 0x%lX\n",
(unsigned long)pTDFX->MMIOAddr);
if (match->ioBase[2]) {
pTDFX->PIOBase[0] = match->ioBase[2]&0xFFFFFFFC;
} else {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"No valid PIO address in PCI config space\n");
TDFXFreeRec(pScrn);
return FALSE;
}
xf86DrvMsg(pScrn->scrnIndex, X_PROBED, "PIO registers at addr 0x%lX\n",
(unsigned long)pTDFX->PIOBase[0]);
/* We have to use PIO to probe, because we haven't mappend yet */
TDFXSetPIOAccess(pTDFX);
/* Calculate memory */
pScrn->videoRam = TDFXCountRam(pScrn);
from = X_PROBED;
if (pTDFX->pEnt->device->videoRam) {
pScrn->videoRam = pTDFX->pEnt->device->videoRam;
from = X_CONFIG;
}
TDFXInitChips(pScrn);
/* Multiple by two because tiled access requires more address space */
pTDFX->FbMapSize = pScrn->videoRam*1024*2;
xf86DrvMsg(pScrn->scrnIndex, from, "VideoRAM: %d kByte Mapping %d kByte\n",
pScrn->videoRam, pTDFX->FbMapSize/1024);
/* Since we can do gamma correction, we call xf86SetGamma */
{
Gamma zeros = {0.0, 0.0, 0.0};
if (!xf86SetGamma(pScrn, zeros)) {
return FALSE;
}
}
pTDFX->MaxClock = 0;
if (pTDFX->pEnt->device->dacSpeeds[0]) {
switch (pScrn->bitsPerPixel) {
case 8:
pTDFX->MaxClock = pTDFX->pEnt->device->dacSpeeds[DAC_BPP8];
break;
case 16:
pTDFX->MaxClock = pTDFX->pEnt->device->dacSpeeds[DAC_BPP16];
break;
case 24:
pTDFX->MaxClock = pTDFX->pEnt->device->dacSpeeds[DAC_BPP24];
break;
case 32:
pTDFX->MaxClock = pTDFX->pEnt->device->dacSpeeds[DAC_BPP32];
break;
}
if (!pTDFX->MaxClock)
pTDFX->MaxClock = pTDFX->pEnt->device->dacSpeeds[0];
from = X_CONFIG;
} else {
switch (pTDFX->ChipType) {
case PCI_CHIP_BANSHEE:
pTDFX->MaxClock = 270000;
break;
case PCI_CHIP_VOODOO3:
switch(match->subsysCard) {
case PCI_SUBDEVICE_ID_VOODOO3_2000:
pTDFX->MaxClock = 300000;
break;
case PCI_SUBDEVICE_ID_VOODOO3_3000:
pTDFX->MaxClock = 350000;
break;
default:
pTDFX->MaxClock = 300000;
break;
}
break;
case PCI_CHIP_VOODOO5:
pTDFX->MaxClock = 350000;
break;
}
}
clockRanges = xnfalloc(sizeof(ClockRange));
clockRanges->next=NULL;
clockRanges->minClock= 12000; /* !!! What's the min clock? !!! */
clockRanges->maxClock=pTDFX->MaxClock;
clockRanges->clockIndex = -1;
clockRanges->interlaceAllowed = FALSE;
clockRanges->doubleScanAllowed = TRUE;
i = xf86ValidateModes(pScrn, pScrn->monitor->Modes,
pScrn->display->modes, clockRanges,
0, 320, 2048, 16*pScrn->bitsPerPixel,
200, 1536,
pScrn->virtualX, pScrn->virtualY,
pTDFX->FbMapSize, LOOKUP_BEST_REFRESH);
if (i==-1) {
TDFXFreeRec(pScrn);
return FALSE;
}
xf86PruneDriverModes(pScrn);
if (!i || !pScrn->modes) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "No valid modes found\n");
TDFXFreeRec(pScrn);
return FALSE;
}
xf86SetCrtcForModes(pScrn, INTERLACE_HALVE_V);
pScrn->currentMode = pScrn->modes;
xf86PrintModes(pScrn);
xf86SetDpi(pScrn, 0, 0);
switch (pScrn->bitsPerPixel) {
case 8:
mod = "cfb";
reqSym = "cfbScreenInit";
break;
case 16:
mod = "cfb16";
reqSym = "cfb16ScreenInit";
break;
case 24:
mod = "cfb24";
reqSym = "cfb24ScreenInit";
break;
case 32:
mod = "cfb32";
reqSym = "cfb32ScreenInit";
break;
}
if (mod && !xf86LoadSubModule(pScrn, mod)) {
TDFXFreeRec(pScrn);
return FALSE;
}
xf86LoaderReqSymbols(reqSym, NULL);
if (!xf86ReturnOptValBool(TDFXOptions, OPTION_NOACCEL, FALSE)) {
if (!xf86LoadSubModule(pScrn, "xaa")) {
TDFXFreeRec(pScrn);
return FALSE;
}
}
if (!xf86ReturnOptValBool(TDFXOptions, OPTION_SW_CURSOR, FALSE)) {
if (!xf86LoadSubModule(pScrn, "ramdac")) {
TDFXFreeRec(pScrn);
return FALSE;
}
xf86LoaderReqSymLists(ramdacSymbols, NULL);
}
/* Load DDC if needed */
/* This gives us DDC1 - we should be able to get DDC2B using i2c */
if (!xf86LoadSubModule(pScrn, "ddc")) {
TDFXFreeRec(pScrn);
return FALSE;
}
xf86LoaderReqSymLists(ddcSymbols, NULL);
/* Initialize DDC1 if possible */
if (xf86LoadSubModule(pScrn, "vbe")) {
xf86MonPtr pMon;
pMon = vbeDoEDID(VBEInit(NULL,pTDFX->pEnt->index));
xf86SetDDCproperties(pScrn,xf86PrintEDID(pMon));
}
if (xf86ReturnOptValBool(TDFXOptions, OPTION_USE_PIO, FALSE)) {
pTDFX->usePIO=TRUE;
}
return TRUE;
}
static Bool
TDFXMapMem(ScrnInfoPtr pScrn)
{
int mmioFlags, i;
TDFXPtr pTDFX;
TDFXTRACE("TDFXMapMem start\n");
pTDFX = TDFXPTR(pScrn);
mmioFlags = VIDMEM_MMIO | VIDMEM_READSIDEEFFECT;
for (i=0; i<pTDFX->numChips; i++) {
pTDFX->MMIOBase[i] = xf86MapPciMem(pScrn->scrnIndex, mmioFlags,
pTDFX->PciTag[i],
pTDFX->MMIOAddr[i],
TDFXIOMAPSIZE);
if (!pTDFX->MMIOBase[i]) return FALSE;
}
pTDFX->FbBase = xf86MapPciMem(pScrn->scrnIndex, VIDMEM_FRAMEBUFFER,
pTDFX->PciTag[0],
pTDFX->LinearAddr[0],
pTDFX->FbMapSize);
if (!pTDFX->FbBase) return FALSE;
return TRUE;
}
static Bool
TDFXUnmapMem(ScrnInfoPtr pScrn)
{
TDFXPtr pTDFX;
int i;
TDFXTRACE("TDFXUnmapMem start\n");
pTDFX = TDFXPTR(pScrn);
for (i=0; i<pTDFX->numChips; i++) {
xf86UnMapVidMem(pScrn->scrnIndex, (pointer)pTDFX->MMIOBase[i],
TDFXIOMAPSIZE);
pTDFX->MMIOBase[i]=0;
}
xf86UnMapVidMem(pScrn->scrnIndex, (pointer)pTDFX->FbBase, pTDFX->FbMapSize);
pTDFX->FbBase = 0;
return TRUE;
}
static void
PrintRegisters(ScrnInfoPtr pScrn, TDFXRegPtr regs)
{
#ifdef TRACE
int i;
TDFXPtr pTDFX;
pTDFX = TDFXPTR(pScrn);
#if 0
ErrorF("VGA Registers\n");
#ifdef VB_PCI_IO
ErrorF("Using PCI I/O Registers\n");
#endif
ErrorF("MiscOutReg = %x versus %x\n", inb(VGA_REG(0x3cc)), regs->std.MiscOutReg);
ErrorF("Noclock is %d\n", regs->std.NoClock);
for (i=0; i<25; i++) {
outb(VGA_REG(0x3D4), i);
ErrorF("CRTC[%d]=%d versus %d\n", i, inb(VGA_REG(0x3D5)), regs->std.CRTC[i]);
}
if (!vgaIOBase)
vgaIOBase = (inb(VGA_REG(0x3cc)) & 0x1) ? 0x3D0 : 0x3B0;
for (i=0; i<21; i++) {
inb(VGA_REG(vgaIOBase+0xA));
outb(VGA_REG(0x3C0), i);
ErrorF("Attribute[%d]=%d versus %d\n", i, inb(VGA_REG(0x3C1)), regs->std.Attribute[i]);
}
inb(VGA_REG(vgaIOBase+0xA));
outb(VGA_REG(0x3C0), BIT(5));
for (i=0; i<9; i++) {
outb(VGA_REG(0x3CE), i);
ErrorF("Graphics[%d]=%d versus %d\n", i, inb(VGA_REG(0x3CF)), regs->std.Graphics[i]);
}
for (i=0; i<5; i++) {
outb(VGA_REG(0x3C4), i);
ErrorF("Sequencer[%d]=%d versus %d\n", i, inb(VGA_REG(0x3C5)), regs->std.Sequencer[i]);
}
#endif
#if 1
ErrorF("Banshee Registers\n");
ErrorF("VidCfg = %x versus %x\n", pTDFX->readLong(pTDFX, VIDPROCCFG), regs->vidcfg);
ErrorF("DACmode = %x versus %x\n", pTDFX->readLong(pTDFX, DACMODE), regs->dacmode);
ErrorF("Vgainit0 = %x versus %x\n", pTDFX->readLong(pTDFX, VGAINIT0), regs->vgainit0);
ErrorF("DramInit0 = %x\n", pTDFX->readLong(pTDFX, DRAMINIT0));
ErrorF("DramInit1 = %x\n", pTDFX->readLong(pTDFX, DRAMINIT1));
ErrorF("VidPLL = %x versus %x\n", pTDFX->readLong(pTDFX, PLLCTRL0), regs->vidpll);
ErrorF("screensize = %x versus %x\n", pTDFX->readLong(pTDFX, VIDSCREENSIZE), regs->screensize);
ErrorF("stride = %x versus %x\n", pTDFX->readLong(pTDFX, VIDDESKTOPOVERLAYSTRIDE), regs->stride);
ErrorF("startaddr = %x versus %x\n", pTDFX->readLong(pTDFX, VIDDESKTOPSTARTADDR), regs->startaddr);
ErrorF("Input Status 0 = %x\n", pTDFX->readLong(pTDFX, 0xc2));
ErrorF("Input Status 1 = %x\n", pTDFX->readLong(pTDFX, 0xda));
ErrorF("2D Status = %x\n", pTDFX->readLong(pTDFX, SST_2D_OFFSET));
ErrorF("3D Status = %x\n", pTDFX->readLong(pTDFX, SST_3D_OFFSET));
#endif
#endif
}
/*
* TDFXSave --
*
* This function saves the video state. It reads all of the SVGA registers
* into the vgaTDFXRec data structure. There is in general no need to
* mask out bits here - just read the registers.
*/
static void
DoSave(ScrnInfoPtr pScrn, vgaRegPtr vgaReg, TDFXRegPtr tdfxReg, Bool saveFonts)
{
TDFXPtr pTDFX;
vgaHWPtr hwp;
TDFXTRACE("TDFXDoSave start\n");
pTDFX = TDFXPTR(pScrn);
hwp = VGAHWPTR(pScrn);
/*
* This function will handle creating the data structure and filling
* in the generic VGA portion.
*/
if (saveFonts)
vgaHWSave(pScrn, vgaReg, VGA_SR_MODE|VGA_SR_FONTS);
else
vgaHWSave(pScrn, vgaReg, VGA_SR_MODE);
tdfxReg->ExtVga[0] = hwp->readCrtc(hwp, 0x1a);
tdfxReg->ExtVga[1] = hwp->readCrtc(hwp, 0x1b);
tdfxReg->vgainit0=pTDFX->readLong(pTDFX, VGAINIT0);
tdfxReg->vidcfg=pTDFX->readLong(pTDFX, VIDPROCCFG);
tdfxReg->vidpll=pTDFX->readLong(pTDFX, PLLCTRL0);
tdfxReg->dacmode=pTDFX->readLong(pTDFX, DACMODE);
tdfxReg->screensize=pTDFX->readLong(pTDFX, VIDSCREENSIZE);
tdfxReg->stride=pTDFX->readLong(pTDFX, VIDDESKTOPOVERLAYSTRIDE);
tdfxReg->cursloc=pTDFX->readLong(pTDFX, HWCURPATADDR);
tdfxReg->startaddr=pTDFX->readLong(pTDFX, VIDDESKTOPSTARTADDR);
tdfxReg->clip0min=TDFXReadLongMMIO(pTDFX, SST_2D_CLIP0MIN);
tdfxReg->clip0max=TDFXReadLongMMIO(pTDFX, SST_2D_CLIP0MAX);
tdfxReg->clip1min=TDFXReadLongMMIO(pTDFX, SST_2D_CLIP1MIN);
tdfxReg->clip1max=TDFXReadLongMMIO(pTDFX, SST_2D_CLIP1MAX);
tdfxReg->srcbaseaddr=TDFXReadLongMMIO(pTDFX, SST_2D_SRCBASEADDR);
tdfxReg->dstbaseaddr=TDFXReadLongMMIO(pTDFX, SST_2D_DSTBASEADDR);
}
static void
TDFXSave(ScrnInfoPtr pScrn)
{
vgaHWPtr hwp;
TDFXPtr pTDFX;
TDFXTRACE("TDFXSave start\n");
hwp = VGAHWPTR(pScrn);
pTDFX = TDFXPTR(pScrn);
DoSave(pScrn, &hwp->SavedReg, &pTDFX->SavedReg, TRUE);
}
static void
DoRestore(ScrnInfoPtr pScrn, vgaRegPtr vgaReg, TDFXRegPtr tdfxReg,
Bool restoreFonts) {
TDFXPtr pTDFX;
vgaHWPtr hwp;
TDFXTRACE("TDFXDoRestore start\n");
pTDFX = TDFXPTR(pScrn);
hwp = VGAHWPTR(pScrn);
pTDFX->sync(pScrn);
vgaHWProtect(pScrn, TRUE);
if (restoreFonts)
vgaHWRestore(pScrn, vgaReg, VGA_SR_FONTS|VGA_SR_MODE);
else
vgaHWRestore(pScrn, vgaReg, VGA_SR_MODE);
hwp->writeCrtc(hwp, 0x1a, tdfxReg->ExtVga[0]);
hwp->writeCrtc(hwp, 0x1b, tdfxReg->ExtVga[1]);
pTDFX->writeLong(pTDFX, PLLCTRL0, tdfxReg->vidpll);
pTDFX->writeLong(pTDFX, DACMODE, tdfxReg->dacmode);
pTDFX->writeLong(pTDFX, VIDDESKTOPOVERLAYSTRIDE, tdfxReg->stride);
pTDFX->writeLong(pTDFX, HWCURPATADDR, tdfxReg->cursloc);
pTDFX->writeLong(pTDFX, VIDSCREENSIZE, tdfxReg->screensize);
pTDFX->writeLong(pTDFX, VIDDESKTOPSTARTADDR, tdfxReg->startaddr);
TDFXWriteLongMMIO(pTDFX, SST_2D_CLIP0MIN, tdfxReg->clip0min);
TDFXWriteLongMMIO(pTDFX, SST_2D_CLIP0MAX, tdfxReg->clip0max);
TDFXWriteLongMMIO(pTDFX, SST_2D_CLIP1MIN, tdfxReg->clip1min);
TDFXWriteLongMMIO(pTDFX, SST_2D_CLIP1MAX, tdfxReg->clip1max);
pTDFX->writeLong(pTDFX, VGAINIT0, tdfxReg->vgainit0);
pTDFX->writeLong(pTDFX, VIDPROCCFG, tdfxReg->vidcfg);
TDFXWriteLongMMIO(pTDFX, SST_2D_SRCBASEADDR, tdfxReg->srcbaseaddr);
TDFXWriteLongMMIO(pTDFX, SST_2D_DSTBASEADDR, tdfxReg->dstbaseaddr);
vgaHWProtect(pScrn, FALSE);
pTDFX->sync(pScrn);
}
static void
TDFXRestore(ScrnInfoPtr pScrn) {
vgaHWPtr hwp;
TDFXPtr pTDFX;
TDFXTRACE("TDFXRestore start\n");
hwp = VGAHWPTR(pScrn);
pTDFX = TDFXPTR(pScrn);
DoRestore(pScrn, &hwp->SavedReg, &pTDFX->SavedReg, TRUE);
}
#define REFFREQ 14318.18
static int
CalcPLL(int freq, int *f_out, int isBanshee) {
int m, n, k, best_m, best_n, best_k, f_cur, best_error;
int minm, maxm;
TDFXTRACE("CalcPLL start\n");
best_error=freq;
best_n=best_m=best_k=0;
if (isBanshee) {
minm=24;
maxm=24;
} else {
minm=1;
maxm=64;
}
for (n=1; n<256; n++) {
f_cur=REFFREQ*(n+2);
if (f_cur<freq) {
f_cur=f_cur/3;
if (freq-f_cur<best_error) {
best_error=freq-f_cur;
best_n=n;
best_m=1;
best_k=0;
continue;
}
}
for (m=minm; m<maxm; m++) {
for (k=0; k<4; k++) {
f_cur=REFFREQ*(n+2)/(m+2)/(1<<k);
if (abs(f_cur-freq)<best_error) {
best_error=abs(f_cur-freq);
best_n=n;
best_m=m;
best_k=k;
}
}
}
}
n=best_n;
m=best_m;
k=best_k;
*f_out=REFFREQ*(n+2)/(m+2)/(1<<k);
return (n<<8)|(m<<2)|k;
}
static Bool
SetupVidPLL(ScrnInfoPtr pScrn, DisplayModePtr mode) {
TDFXPtr pTDFX;
TDFXRegPtr tdfxReg;
int freq, f_out;
TDFXTRACE("SetupVidPLL start\n");
pTDFX = TDFXPTR(pScrn);
tdfxReg = &pTDFX->ModeReg;
freq=mode->Clock;
tdfxReg->dacmode&=~SST_DAC_MODE_2X;
tdfxReg->vidcfg&=~SST_VIDEO_2X_MODE_EN;
if (freq>TDFX2XCUTOFF) {
if (freq>pTDFX->MaxClock) {
ErrorF("Overclocked PLLs\n");
freq=pTDFX->MaxClock;
}
tdfxReg->dacmode|=SST_DAC_MODE_2X;
tdfxReg->vidcfg|=SST_VIDEO_2X_MODE_EN;
}
tdfxReg->vidpll=CalcPLL(freq, &f_out, 0);
TDFXTRACEREG("Vid PLL freq=%d f_out=%d reg=%x\n", freq, f_out,
tdfxReg->vidpll);
return TRUE;
}
#if 0
static Bool
SetupMemPLL(int freq) {
TDFXPtr pTDFX;
vgaTDFXPtr tdfxReg;
int f_out;
TDFXTRACE("SetupMemPLL start\n");
pTDFX=TDFXPTR();
tdfxReg=(vgaTDFXPtr)vgaNewVideoState;
tdfxReg->mempll=CalcPLL(freq, &f_out);
pTDFX->writeLong(pTDFX, PLLCTRL1, tdfxReg->mempll);
TDFXTRACEREG("Mem PLL freq=%d f_out=%d reg=%x\n", freq, f_out,
tdfxReg->mempll);
return TRUE;
}
static Bool
SetupGfxPLL(int freq) {
TDFXPtr pTDFX;
vgaTDFXPtr tdfxReg;
int f_out;
TDFXTRACE("SetupGfxPLL start\n");
pTDFX=TDFXPTR();
tdfxReg=(vgaTDFXPtr)vgaNewVideoState;
if (pTDFX->chipType==PCI_CHIP_BANSHEE)
tdfxReg->gfxpll=CalcPLL(freq, &f_out, 1);
else
tdfxReg->gfxpll=CalcPLL(freq, &f_out, 0);
pTDFX->writeLong(pTDFX, PLLCTRL2, tdfxReg->gfxpll);
TDFXTRACEREG("Gfx PLL freq=%d f_out=%d reg=%x\n", freq, f_out,
tdfxReg->gfxpll);
return TRUE;
}
#endif
static Bool
TDFXInitVGA(ScrnInfoPtr pScrn)
{
TDFXPtr pTDFX;
TDFXRegPtr tdfxReg;
TDFXTRACE("TDFXInitVGA start\n");
pTDFX=TDFXPTR(pScrn);
if (pTDFX->initDone) return TRUE;
pTDFX->initDone=TRUE;
tdfxReg = &pTDFX->ModeReg;
tdfxReg->vgainit0 = 0;
tdfxReg->vgainit0 |= SST_VGA0_EXTENSIONS;
tdfxReg->vgainit0 |= SST_WAKEUP_3C3 << SST_VGA0_WAKEUP_SELECT_SHIFT;
if (pTDFX->usePIO) {
tdfxReg->vgainit0 |= SST_VGA0_ENABLE_DECODE << SST_VGA0_LEGACY_DECODE_SHIFT;
}
tdfxReg->vgainit0 |= SST_ENABLE_ALT_READBACK << SST_VGA0_CONFIG_READBACK_SHIFT;
tdfxReg->vgainit0 |= SST_CLUT_SELECT_8BIT << SST_VGA0_CLUT_SELECT_SHIFT;
tdfxReg->vgainit0 |= BIT(12);
tdfxReg->vidcfg = SST_VIDEO_PROCESSOR_EN | SST_CURSOR_X11 | SST_DESKTOP_EN |
(pTDFX->cpp-1)<<SST_DESKTOP_PIXEL_FORMAT_SHIFT;
/* tdfxReg->vidcfg |= SST_DESKTOP_CLUT_BYPASS; */
tdfxReg->stride = pTDFX->stride;
tdfxReg->clip0min = tdfxReg->clip1min = 0;
tdfxReg->clip0max = tdfxReg->clip1max = pTDFX->maxClip;
return TRUE;
}
static Bool
TDFXSetMode(ScrnInfoPtr pScrn, DisplayModePtr mode) {
TDFXPtr pTDFX;
TDFXRegPtr tdfxReg;
vgaRegPtr pVga;
int hbs, hbe, vbs, vbe, hse, wd;
int hd, hss, ht, vss, vt, vd, vse;
TDFXTRACE("TDFXSetMode start\n");
TDFXInitVGA(pScrn);
pTDFX = TDFXPTR(pScrn);
tdfxReg = &pTDFX->ModeReg;
pVga = &VGAHWPTR(pScrn)->ModeReg;
if (pTDFX->cpp==4)
wd = pScrn->displayWidth>>1;
else
wd = pScrn->displayWidth>>(4-pTDFX->cpp);
/* Tell the board we're using a programmable clock */
pVga->MiscOutReg |= 0xC;
/* Calculate the CRTC values */
hd = (mode->CrtcHDisplay>>3)-1;
hss = (mode->CrtcHSyncStart>>3);
hse = (mode->CrtcHSyncEnd>>3);
ht = (mode->CrtcHTotal>>3)-5;
hbs = (mode->CrtcHBlankStart>>3)-1;
hbe = (mode->CrtcHBlankEnd>>3)-1;
vd = mode->CrtcVDisplay-1;
vss = mode->CrtcVSyncStart;
vse = mode->CrtcVSyncEnd;
vt = mode->CrtcVTotal-2;
vbs = mode->CrtcVBlankStart-1;
vbe = mode->CrtcVBlankEnd-1;
/* Undo the "KGA fixes" */
pVga->CRTC[3] = (hbe&0x1F)|0x80;
pVga->CRTC[5] = (((hbe)&0x20)<<2) | (hse&0x1F);
pVga->CRTC[22] =vbe&0xFF;
/* Handle the higher resolution modes */
tdfxReg->ExtVga[0] = (ht&0x100)>>8 | (hd&0x100)>>6 | (hbs&0x100)>>4 |
(hbe&0x40)>>1 | (hss&0x100)>>2 | (hse&0x20)<<2;
tdfxReg->ExtVga[1] = (vt&0x400)>>10 | (vd&0x400)>>8 | (vbs&0x400)>>6 |
(vbe&0x400)>>4;
if (!SetupVidPLL(pScrn, mode)) return FALSE;
/* Set the screen size */
if (mode->Flags&V_DBLSCAN) {
pVga->CRTC[9] |= 0x80;
tdfxReg->screensize=mode->HDisplay|(mode->VDisplay<<13);
tdfxReg->vidcfg |= SST_HALF_MODE;
} else {
tdfxReg->screensize=mode->HDisplay|(mode->VDisplay<<12);
tdfxReg->vidcfg &= ~SST_HALF_MODE;
}
TDFXTRACEREG("cpp=%d Hdisplay=%d Vdisplay=%d stride=%d screensize=%x\n",
pTDFX->cpp, mode->HDisplay, mode->VDisplay, tdfxReg->stride,
tdfxReg->screensize);
return TRUE;
}
static Bool
TDFXModeInit(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
vgaHWPtr hwp;
TDFXPtr pTDFX;
int hd, hbs, hss, hse, hbe, ht, hskew;
Bool dbl;
hwp = VGAHWPTR(pScrn);
pTDFX = TDFXPTR(pScrn);
TDFXTRACE("TDFXModeInit start\n");
dbl=FALSE;
/* Check for 2x mode and halve all the timing values */
if (mode->Clock>TDFX2XCUTOFF) {
hd=mode->CrtcHDisplay;
hbs=mode->CrtcHBlankStart;
hss=mode->CrtcHSyncStart;
hse=mode->CrtcHSyncEnd;
hbe=mode->CrtcHBlankEnd;
ht=mode->CrtcHTotal;
hskew=mode->CrtcHSkew;
mode->CrtcHDisplay=hd>>1;
mode->CrtcHBlankStart=hbs>>1;
mode->CrtcHSyncStart=hss>>1;
mode->CrtcHSyncEnd=hse>>1;
mode->CrtcHBlankEnd=hbe>>1;
mode->CrtcHTotal=ht>>1;
mode->CrtcHSkew=hskew>>1;
dbl=TRUE;
}
vgaHWUnlock(hwp);
if (!vgaHWInit(pScrn, mode)) return FALSE;
pScrn->vtSema = TRUE;
if (!TDFXSetMode(pScrn, mode)) return FALSE;
if (dbl) {
mode->CrtcHDisplay=hd;
mode->CrtcHBlankStart=hbs;
mode->CrtcHSyncStart=hss;
mode->CrtcHSyncEnd=hse;
mode->CrtcHBlankEnd=hbe;
mode->CrtcHTotal=ht;
mode->CrtcHSkew=hskew;
}
#ifdef XF86DRI
if (pTDFX->directRenderingEnabled) {
DRILock(screenInfo.screens[pScrn->scrnIndex], 0);
TDFXSwapContextPrivate(screenInfo.screens[pScrn->scrnIndex]);
}
#endif
DoRestore(pScrn, &hwp->ModeReg, &pTDFX->ModeReg, FALSE);
#ifdef XF86DRI
if (pTDFX->directRenderingEnabled) {
DRIUnlock(screenInfo.screens[pScrn->scrnIndex]);
}
#endif
return TRUE;
}
static void
TDFXLoadPalette16(ScrnInfoPtr pScrn, int numColors, int *indices, LOCO *colors,
short visualClass) {
TDFXPtr pTDFX;
int i, j, index, v, repeat, max;
TDFXTRACE("TDFXLoadPalette16 start\n");
pTDFX = TDFXPTR(pScrn);
for (i=0; i<numColors; i++) {
index=indices[i];
v=(colors[index/2].red<<16)|(colors[index].green<<8)|colors[index/2].blue;
if (i<numColors-1) max=indices[i+1]<<2;
else max=256;
for (j=index<<2; j<max; j++) {
repeat=100;
do {
pTDFX->writeLong(pTDFX, DACADDR, j);
} while (--repeat && pTDFX->readLong(pTDFX, DACADDR)!=j);
if (!repeat) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Failed to set dac index, "
"bypassing CLUT\n");
pTDFX->ModeReg.vidcfg |= SST_DESKTOP_CLUT_BYPASS;
return;
}
repeat=100;
do {
pTDFX->writeLong(pTDFX, DACDATA, v);
} while (--repeat && pTDFX->readLong(pTDFX, DACDATA)!=v);
if (!repeat) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Failed to set dac value, "
"bypassing CLUT\n");
pTDFX->ModeReg.vidcfg |= SST_DESKTOP_CLUT_BYPASS;
return;
}
}
}
}
static void
TDFXLoadPalette24(ScrnInfoPtr pScrn, int numColors, int *indices, LOCO *colors,
short visualClass) {
TDFXPtr pTDFX;
int i, index, v, repeat;
TDFXTRACE("TDFXLoadPalette24 start\n");
pTDFX = TDFXPTR(pScrn);
for (i=0; i<numColors; i++) {
index=indices[i];
v=(colors[index].red<<16)|(colors[index].green<<8)|colors[index].blue;
repeat=100;
do {
pTDFX->writeLong(pTDFX, DACADDR, index);
} while (--repeat && pTDFX->readLong(pTDFX, DACADDR)!=index);
if (!repeat) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Failed to set dac index, "
"bypassing CLUT\n");
pTDFX->ModeReg.vidcfg |= SST_DESKTOP_CLUT_BYPASS;
return;
}
repeat=100;
do {
pTDFX->writeLong(pTDFX, DACDATA, v);
} while (--repeat && pTDFX->readLong(pTDFX, DACDATA)!=v);
if (!repeat) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Failed to set dac value, "
"bypassing CLUT\n");
pTDFX->ModeReg.vidcfg |= SST_DESKTOP_CLUT_BYPASS;
return;
}
}
}
#define TILE_WIDTH 128
#define TILE_HEIGHT 32
static int
calcBufferStride(int xres, Bool tiled, int cpp)
{
int strideInTiles;
if (tiled == TRUE) {
/* Calculate tile width stuff */
strideInTiles = (xres+TILE_WIDTH-1)/TILE_WIDTH;
return strideInTiles*cpp*TILE_WIDTH;
} else {
return xres*cpp;
}
} /* calcBufferStride */
static int
calcBufferHeightInTiles(int yres)
{
int heightInTiles; /* Height of buffer in tiles */
/* Calculate tile height stuff */
heightInTiles = yres >> 5;
if (yres & (TILE_HEIGHT - 1))
heightInTiles++;
return heightInTiles;
} /* calcBufferHeightInTiles */
static int
calcBufferSizeInTiles(int xres, int yres, int cpp) {
int bufSizeInTiles; /* Size of buffer in tiles */
bufSizeInTiles =
calcBufferHeightInTiles(yres) * (calcBufferStride(xres, TRUE, cpp) >> 7);
return bufSizeInTiles;
} /* calcBufferSizeInTiles */
static int
calcBufferSize(int xres, int yres, Bool tiled, int cpp)
{
int stride, height, bufSize;
if (tiled) {
stride = calcBufferStride(xres, tiled, cpp);
height = TILE_HEIGHT * calcBufferHeightInTiles(yres);
} else {
stride = xres*cpp;
height = yres;
}
bufSize = stride * height;
return bufSize;
} /* calcBufferSize */
static void allocateMemory(ScrnInfoPtr pScrn) {
TDFXPtr pTDFX;
int memRemaining, texSize, fifoSize, screenSizeInTiles;
pTDFX = TDFXPTR(pScrn);
pTDFX->stride = pScrn->displayWidth*pTDFX->cpp;
/* Layout the memory. Start with all the ram */
memRemaining=pScrn->videoRam<<10;
/* Remove the cursor space */
memRemaining-=4096;
/* Remove the main screen and offscreen pixmaps */
memRemaining-=pTDFX->stride*(pScrn->virtualY+128);
/* Remove one scanline for page alignment */
memRemaining-=4095;
/* Remove the back and Z buffers */
if (pTDFX->cpp!=3) {
screenSizeInTiles=calcBufferSize(pScrn->virtualX, pScrn->virtualY,
TRUE, pTDFX->cpp);
}
else {
/* cpp==3 needs to bump up to 4 */
screenSizeInTiles=calcBufferSize(pScrn->virtualX, pScrn->virtualY,
TRUE, 4);
}
memRemaining-=screenSizeInTiles*2;
/* Give all the rest to textures, rounded down to a page */
texSize=memRemaining&~0xFFF;
/* Make sure fifo has CMDFIFO_PAGES<fifoSize<255 pages */
if (memRemaining-texSize<CMDFIFO_PAGES<<12)
texSize=(memRemaining-(CMDFIFO_PAGES<<12))&~0xFFF;
/* Fifo uses the remaining space up to 255 pages */
fifoSize = (memRemaining-texSize)&~0xFFF;
if (fifoSize>255<<12) fifoSize=255<<12;
/* Assign the variables */
/* Cursor */
pTDFX->cursorOffset=0; /* Size 1024 bytes */
/* Point the fifo at the first page */
pTDFX->fifoOffset = 4096;
pTDFX->fifoSize = fifoSize;
/* Textures */
pTDFX->texOffset = pTDFX->fifoOffset+fifoSize;
pTDFX->texSize = texSize;
/* Frame buffer */
pTDFX->fbOffset=pTDFX->texOffset+pTDFX->texSize;
/* Back buffer */
pTDFX->backOffset=pTDFX->fbOffset+(pScrn->virtualY+128)*pTDFX->stride;
/* Round off to a page */
pTDFX->backOffset=(pTDFX->backOffset+4095)&~0xFFF;
/* Depth buffer */
pTDFX->depthOffset=pTDFX->backOffset+screenSizeInTiles;
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Textures Memory %0.02f MB\n",
(float)texSize/1024.0/1024.0);
}
static Bool
TDFXScreenInit(int scrnIndex, ScreenPtr pScreen, int argc, char **argv) {
ScrnInfoPtr pScrn;
vgaHWPtr hwp;
TDFXPtr pTDFX;
VisualPtr visual;
int maxy;
BoxRec MemBox;
RegionRec MemRegion;
TDFXTRACE("TDFXScreenInit start\n");
pScrn = xf86Screens[pScreen->myNum];
pTDFX = TDFXPTR(pScrn);
hwp = VGAHWPTR(pScrn);
if (!TDFXMapMem(pScrn)) return FALSE;
pScrn->memPhysBase = (int)pTDFX->LinearAddr[0];
if (!pTDFX->usePIO) TDFXSetMMIOAccess(pTDFX);
vgaHWGetIOBase(hwp);
if (!vgaHWMapMem(pScrn)) return FALSE;
allocateMemory(pScrn);
if (pTDFX->numChips>1) {
if (xf86ReturnOptValBool(TDFXOptions, OPTION_NO_SLI, FALSE)) {
TDFXSetupSLI(pScrn, FALSE, 0);
} else {
TDFXSetupSLI(pScrn, TRUE, 0);
}
}
TDFXSetLFBConfig(pTDFX);
/* We initialize in the state that our FIFO is up to date */
pTDFX->syncDone=TRUE;
#ifdef PROP_3DFX
if (!TDFXInitPrivate(pScreen)) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "Failed to initialize private\n");
return FALSE;
}
#else
pTDFX->sync=TDFXSync;
#endif
maxy=pScrn->virtualY+128;
MemBox.y1 = pScrn->virtualY;
MemBox.x1 = 0;
MemBox.x2 = pScrn->displayWidth;
MemBox.y2 = maxy;
pTDFX->maxClip=((pScrn->virtualX+1)&0xFFF) | (((maxy+1)&0xFFF)<<16);
TDFXSave(pScrn);
if (!TDFXModeInit(pScrn, pScrn->currentMode)) return FALSE;
miClearVisualTypes();
if (!miSetVisualTypes(pScrn->depth, miGetDefaultVisualMask(pScrn->depth),
pScrn->rgbBits, pScrn->defaultVisual))
return FALSE;
#ifdef XF86DRI
/*
* Setup DRI after visuals have been established, but before cfbScreenInit
* is called. cfbScreenInit will eventually call into the drivers
* InitGLXVisuals call back.
*/
pTDFX->directRenderingEnabled = TDFXDRIScreenInit(pScreen);
/* Force the initialization of the context */
TDFXLostContext(pScreen);
#endif
switch (pScrn->bitsPerPixel) {
case 8:
if (!cfbScreenInit(pScreen, pTDFX->FbBase+pTDFX->fbOffset,
pScrn->virtualX, pScrn->virtualY,
pScrn->xDpi, pScrn->yDpi,
pScrn->displayWidth))
return FALSE;
break;
case 16:
if (!cfb16ScreenInit(pScreen, pTDFX->FbBase+pTDFX->fbOffset,
pScrn->virtualX, pScrn->virtualY,
pScrn->xDpi, pScrn->yDpi,
pScrn->displayWidth))
return FALSE;
break;
case 24:
if (!cfb24ScreenInit(pScreen, pTDFX->FbBase+pTDFX->fbOffset,
pScrn->virtualX, pScrn->virtualY,
pScrn->xDpi, pScrn->yDpi,
pScrn->displayWidth))
return FALSE;
break;
case 32:
if (!cfb32ScreenInit(pScreen, pTDFX->FbBase+pTDFX->fbOffset,
pScrn->virtualX, pScrn->virtualY,
pScrn->xDpi, pScrn->yDpi,
pScrn->displayWidth))
return FALSE;
break;
default:
xf86DrvMsg(scrnIndex, X_ERROR,
"Internal error: invalid bpp (%d) in TDFXScrnInit\n",
pScrn->bitsPerPixel);
return FALSE;
}
if (pScrn->bitsPerPixel>8) {
visual = pScreen->visuals + pScreen->numVisuals;
while (--visual >= pScreen->visuals) {
if ((visual->class | DynamicClass) == DirectColor) {
visual->offsetRed = pScrn->offset.red;
visual->offsetGreen = pScrn->offset.green;
visual->offsetBlue = pScrn->offset.blue;
visual->redMask = pScrn->mask.red;
visual->greenMask = pScrn->mask.green;
visual->blueMask = pScrn->mask.blue;
}
}
}
xf86SetBlackWhitePixels(pScreen);
TDFXDGAInit(pScreen);
REGION_INIT(pScreen, &MemRegion, &MemBox, 1);
if (!xf86InitFBManagerRegion(pScreen, &MemRegion)) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "Failed to init memory manager\n");
REGION_UNINIT(pScreen, &MemRegion);
return FALSE;
}
REGION_UNINIT(pScreen, &MemRegion);
pTDFX->NoAccel=xf86ReturnOptValBool(TDFXOptions, OPTION_NOACCEL, FALSE);
if (!pTDFX->NoAccel) {
if (!TDFXAccelInit(pScreen)) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"Hardware acceleration initialization failed\n");
}
}
miInitializeBackingStore(pScreen);
xf86SetBackingStore(pScreen);
xf86SetSilkenMouse(pScreen);
miDCInitialize(pScreen, xf86GetPointerScreenFuncs());
if (!xf86ReturnOptValBool(TDFXOptions, OPTION_SW_CURSOR, FALSE)) {
if (!TDFXCursorInit(pScreen)) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"Hardware cursor initialization failed\n");
}
}
if (!miCreateDefColormap(pScreen)) return FALSE;
if (pScrn->bitsPerPixel==16) {
if (!xf86HandleColormaps(pScreen, 256, 8, (LoadPaletteFuncPtr)TDFXLoadPalette16, 0,
CMAP_PALETTED_TRUECOLOR|CMAP_RELOAD_ON_MODE_SWITCH))
return FALSE;
} else {
if (!xf86HandleColormaps(pScreen, 256, 8, (LoadPaletteFuncPtr)TDFXLoadPalette24, 0,
CMAP_PALETTED_TRUECOLOR|CMAP_RELOAD_ON_MODE_SWITCH))
return FALSE;
}
TDFXAdjustFrame(scrnIndex, 0, 0, 0);
#ifdef DPMSExtension
xf86DPMSInit(pScreen, TDFXDisplayPowerManagementSet, 0);
#endif
#ifdef XF86DRI
if (pTDFX->directRenderingEnabled) {
/* Now that mi, cfb, drm and others have done their thing,
* complete the DRI setup.
*/
pTDFX->directRenderingEnabled = TDFXDRIFinishScreenInit(pScreen);
}
if (pTDFX->directRenderingEnabled) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "direct rendering enabled\n");
} else {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "direct rendering disabled\n");
}
#endif
#ifdef XvExtension
{
XF86VideoAdaptorPtr *ptr;
int n;
n = xf86XVListGenericAdaptors(pScrn,&ptr);
if (n) {
xf86XVScreenInit(pScreen, ptr, n);
}
}
#endif
pScreen->SaveScreen = TDFXSaveScreen;
pTDFX->CloseScreen = pScreen->CloseScreen;
pScreen->CloseScreen = TDFXCloseScreen;
if (serverGeneration == 1)
xf86ShowUnusedOptions(pScrn->scrnIndex, pScrn->options);
return TRUE;
}
Bool
TDFXSwitchMode(int scrnIndex, DisplayModePtr mode, int flags) {
ScrnInfoPtr pScrn;
TDFXTRACE("TDFXSwitchMode start\n");
pScrn=xf86Screens[scrnIndex];
return TDFXModeInit(pScrn, mode);
}
void
TDFXAdjustFrame(int scrnIndex, int x, int y, int flags) {
ScrnInfoPtr pScrn;
TDFXPtr pTDFX;
TDFXRegPtr tdfxReg;
TDFXTRACE("TDFXAdjustFrame start\n");
pScrn = xf86Screens[scrnIndex];
pTDFX = TDFXPTR(pScrn);
tdfxReg = &pTDFX->ModeReg;
tdfxReg->startaddr = pTDFX->fbOffset+y*pTDFX->stride+(x*pTDFX->cpp);
TDFXTRACE("TDFXAdjustFrame to x=%d y=%d offset=%d\n", x, y, tdfxReg->startaddr);
pTDFX->writeLong(pTDFX, VIDDESKTOPSTARTADDR, tdfxReg->startaddr);
}
static Bool
TDFXEnterVT(int scrnIndex, int flags) {
ScrnInfoPtr pScrn;
#ifdef XF86DRI
ScreenPtr pScreen;
TDFXPtr pTDFX;
#endif
TDFXTRACE("TDFXEnterVT start\n");
pScrn = xf86Screens[scrnIndex];
#ifdef XF86DRI
pTDFX = TDFXPTR(pScrn);
if (pTDFX->directRenderingEnabled) {
pScreen = screenInfo.screens[scrnIndex];
DRIUnlock(pScreen);
TDFXLostContext(pScreen);
}
#endif
if (!TDFXModeInit(pScrn, pScrn->currentMode)) return FALSE;
TDFXAdjustFrame(scrnIndex, pScrn->frameX0, pScrn->frameY0, 0);
return TRUE;
}
static void
TDFXLeaveVT(int scrnIndex, int flags) {
ScrnInfoPtr pScrn;
vgaHWPtr hwp;
ScreenPtr pScreen;
#ifdef XF86DRI
TDFXPtr pTDFX;
#endif
TDFXTRACE("TDFXLeaveVT start\n");
pScrn = xf86Screens[scrnIndex];
hwp=VGAHWPTR(pScrn);
TDFXRestore(pScrn);
vgaHWLock(hwp);
pScreen = screenInfo.screens[scrnIndex];
#ifdef XF86DRI
pTDFX = TDFXPTR(pScrn);
if (pTDFX->directRenderingEnabled) {
DRILock(pScreen, 0);
TDFXSwapContextPrivate(pScreen);
}
#endif
}
static Bool
TDFXCloseScreen(int scrnIndex, ScreenPtr pScreen)
{
ScrnInfoPtr pScrn;
vgaHWPtr hwp;
TDFXPtr pTDFX;
TDFXTRACE("TDFXCloseScreen start\n");
pScrn = xf86Screens[scrnIndex];
hwp = VGAHWPTR(pScrn);
pTDFX = TDFXPTR(pScrn);
#ifdef XF86DRI
if (pTDFX->directRenderingEnabled) {
TDFXDRICloseScreen(pScreen);
pTDFX->directRenderingEnabled=FALSE;
}
#endif
#ifdef PROP_3DFX
TDFXShutdownPrivate(pScreen);
#endif
TDFXRestore(pScrn);
vgaHWLock(hwp);
TDFXUnmapMem(pScrn);
vgaHWUnmapMem(pScrn);
if (pTDFX->AccelInfoRec) XAADestroyInfoRec(pTDFX->AccelInfoRec);
pTDFX->AccelInfoRec=0;
if (pTDFX->DGAModes) xfree(pTDFX->DGAModes);
pTDFX->DGAModes=0;
if (pTDFX->scanlineColorExpandBuffers[0])
xfree(pTDFX->scanlineColorExpandBuffers[0]);
pTDFX->scanlineColorExpandBuffers[0]=0;
if (pTDFX->scanlineColorExpandBuffers[1])
xfree(pTDFX->scanlineColorExpandBuffers[1]);
pTDFX->scanlineColorExpandBuffers[1]=0;
pScrn->vtSema=FALSE;
pScreen->CloseScreen = pTDFX->CloseScreen;
return (*pScreen->CloseScreen)(scrnIndex, pScreen);
}
static void
TDFXFreeScreen(int scrnIndex, int flags) {
TDFXTRACE("TDFXFreeScreen start\n");
TDFXFreeRec(xf86Screens[scrnIndex]);
if (xf86LoaderCheckSymbol("vgaHWFreeHWRec"))
vgaHWFreeHWRec(xf86Screens[scrnIndex]);
}
static int
TDFXValidMode(int scrnIndex, DisplayModePtr mode, Bool verbose, int flags) {
TDFXTRACE("TDFXValidMode start\n");
if ((mode->HDisplay>2046) || (mode->VDisplay>1536))
return MODE_BAD;
/* Banshee doesn't support interlace. Does V3? */
if (mode->Flags&V_INTERLACE)
return MODE_BAD;
/* In clock doubled mode widths must be divisible by 16 instead of 8 */
if ((mode->Clock>TDFX2XCUTOFF) && (mode->HDisplay%16))
return MODE_BAD;
return MODE_OK;
}
/* replacement of vgaHWBlankScreen(pScrn, unblank) which doesn't unblank
* the screen if it is already unblanked. */
static void
TDFXBlankScreen(ScrnInfoPtr pScrn, Bool unblank)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
unsigned char scrn;
TDFXTRACE("TDFXBlankScreen start\n");
scrn = hwp->readSeq(hwp, 0x01);
if (unblank) {
if((scrn & 0x20) == 0) return;
scrn &= ~0x20; /* enable screen */
} else {
scrn |= 0x20; /* blank screen */
}
vgaHWSeqReset(hwp, TRUE);
hwp->writeSeq(hwp, 0x01, scrn); /* change mode */
vgaHWSeqReset(hwp, FALSE);
}
static Bool
TDFXSaveScreen(ScreenPtr pScreen, int mode)
{
ScrnInfoPtr pScrn = xf86Screens[pScreen->myNum];
Bool unblank;
TDFXTRACE("TDFXSaveScreen start\n");
unblank = xf86IsUnblank(mode);
if (unblank)
SetTimeSinceLastInputEvent();
if (pScrn->vtSema) {
TDFXBlankScreen(pScrn, unblank);
}
return TRUE;
}
#ifdef DPMSExtension
static void
TDFXDisplayPowerManagementSet(ScrnInfoPtr pScrn, int PowerManagementMode,
int flags) {
TDFXPtr pTDFX;
int dacmode, state=0;
TDFXTRACE("TDFXDPMS start\n");
pTDFX = TDFXPTR(pScrn);
dacmode=pTDFX->readLong(pTDFX, DACMODE);
switch (PowerManagementMode) {
case DPMSModeOn:
/* Screen: On; HSync: On, VSync: On */
state=0;
break;
case DPMSModeStandby:
/* Screen: Off; HSync: Off, VSync: On */
state=BIT(3);
break;
case DPMSModeSuspend:
/* Screen: Off; HSync: On, VSync: Off */
state=BIT(1);
break;
case DPMSModeOff:
/* Screen: Off; HSync: Off, VSync: Off */
state=BIT(1)|BIT(3);
break;
}
dacmode&=~(BIT(1)|BIT(3));
dacmode|=state;
pTDFX->writeLong(pTDFX, DACMODE, dacmode);
}
#endif
|