index
:
~abj/xf86-video-intel
master
rs
xf86-video-intel experimentsxf86-video-intel experimentsxf86-video-intel experimentsxf86-video-intel experimentsxf86-video-intel experiments
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
i965_render.c
Age
Commit message (
Expand
)
Author
Files
Lines
2011-05-09
Add support for Ivybridge chipset.
Eric Anholt
1
-0
/
+4
2011-04-07
Revert "i965: Convert to relative relocations for state"
Chris Wilson
1
-375
/
+435
2011-04-07
i965: Avoid transform overheads for vertex emit where possible
Chris Wilson
1
-115
/
+247
2011-04-07
i965: Refactor to use constant sampler_state offsets
Chris Wilson
1
-139
/
+141
2011-04-04
i965: Reset vertex_id after every batch
Chris Wilson
1
-10
/
+7
2011-04-04
i965: Always update last_floats_per_vertex
Chris Wilson
1
-2
/
+1
2011-04-04
Take advantage of the kernel flush for dirty bo in the busy ioctl
Chris Wilson
1
-2
/
+2
2011-04-04
i965: segregate each vertex element into its own buffer
Chris Wilson
1
-147
/
+167
2011-04-04
i965: Convert to relative relocations for state
Chris Wilson
1
-624
/
+452
2011-02-17
Fix IGD and IGDNG constants to be comprehensible
Adam Jackson
1
-3
/
+3
2011-01-04
i965: Fix off-by-one in assert
Chris Wilson
1
-2
/
+1
2010-12-07
Revert "i965: The RenderCache flush after every glyph is required for compiz"
Chris Wilson
1
-1
/
+1
2010-12-07
i965: Mark sure we mark reused render targets as dirty
Chris Wilson
1
-19
/
+16
2010-12-07
i965: The RenderCache flush after every glyph is required for compiz
Chris Wilson
1
-1
/
+1
2010-12-06
snb: Only emit CC and DepthStencil bos once per batch
Chris Wilson
1
-31
/
+37
2010-12-06
snb: Restore drawrect, we need the implicit flush
Chris Wilson
1
-1
/
+2
2010-12-06
snb: Cache pixmap binding locations
Chris Wilson
1
-0
/
+18
2010-12-06
snb: Cache state between composite ops
Chris Wilson
1
-16
/
+71
2010-12-06
snb: Emit more invariants only once
Chris Wilson
1
-75
/
+65
2010-12-05
i965: Also flush the vertex buffer when restarting the array.
Chris Wilson
1
-0
/
+1
2010-12-05
i965: Check for potential vertex array overflow every time
Chris Wilson
1
-12
/
+12
2010-12-03
i965: Amalgamate surface binding tables
Chris Wilson
1
-230
/
+173
2010-12-03
i965: Upload an entire vbo in a single pwrite, rather than per-rectangle
Chris Wilson
1
-141
/
+118
2010-12-03
i965: Use reciprocal scale factors to avoid the divide per-vertex-element
Chris Wilson
1
-16
/
+16
2010-11-09
i915: Disable maximum state addresses
Chris Wilson
1
-5
/
+5
2010-11-02
render: acceleration for composite on Sandybridge
Xiang, Haihao
1
-16
/
+670
2010-11-02
render: set the surface state base address
Xiang, Haihao
1
-51
/
+24
2010-10-07
Include a chipset generation number to clarify device specific paths.
Chris Wilson
1
-15
/
+15
2010-09-22
Make driver compile for 1.6 Xserver series again.
Matthias Hopf
1
-0
/
+4
2010-06-25
Rename common infrastructure to the intel namespace.
Chris Wilson
1
-21
/
+21
2010-06-25
i810: Move into a legacy directory.
Chris Wilson
1
-1
/
+2
2010-06-21
i965: Compile fix.
Chris Wilson
1
-1
/
+1
2010-06-21
i965: Mark the render target as dirty within composite_setup()
Chris Wilson
1
-4
/
+12
2010-06-21
Emit the flush after a potential draw from the BlockHandler.
Chris Wilson
1
-2
/
+2
2010-06-14
i965: Sanity check ComponentAlpha status in prepare_composite
Chris Wilson
1
-0
/
+16
2010-06-09
Revert "xp:trapezoids"
Chris Wilson
1
-0
/
+2
2010-06-08
xp:trapezoids
Chris Wilson
1
-2
/
+0
2010-05-26
i965: Remove ATOMIC_BATCH.
Chris Wilson
1
-2
/
+0
2010-05-26
Add a workaround for Ironlake errata relating to disabling the clipper.
Eric Anholt
1
-0
/
+9
2010-05-24
uxa: Use temporary dest when target is too large for compositor
Chris Wilson
1
-2
/
+5
2010-05-24
Kill paranoid assertions on every write into the batchbuffer.
Chris Wilson
1
-14
/
+1
2010-05-11
i965: Add texformats mapping for additional pixman formats
Chris Wilson
1
-4
/
+16
2010-05-10
uxa: Rearrange checking and preparing of composite textures.
Chris Wilson
1
-56
/
+52
2010-02-23
Add initial defines and probing for Sandybridge
Eric Anholt
1
-0
/
+6
2010-01-08
i965: Ensure that URB_FENCE is aligned to 64-bytes
Chris Wilson
1
-10
/
+21
2009-12-08
i965: Only use the affine kernels if both src and mask are affine
Chris Wilson
1
-1
/
+1
2009-12-08
i965: Set src_filter before testing.
Chris Wilson
1
-2
/
+2
2009-12-08
i965: Maximum number of vertices per composite is 24, not 18
Chris Wilson
1
-2
/
+1
2009-12-07
batch: Ensure we send a MI_FLUSH in the block handler for TFP
Chris Wilson
1
-3
/
+3
2009-12-02
Remove flush parameter from intel_batch_flush()
Chris Wilson
1
-2
/
+2
[next]