1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
|
/* $XFree86$ */
#ifndef _TSENG_ACL_H
#define _TSENG_ACL_H
/*
* if NO_OPTIMIZE is set, some optimizations are disabled.
*
* What it basically tries to do is minimize the amounts of writes to
* accelerator registers, since these are the ones that slow down small
* operations a lot.
*/
#undef NO_OPTIMIZE
typedef volatile unsigned char *ByteP;
typedef volatile unsigned short *WordP;
typedef volatile unsigned *LongP;
void tseng_recover_timeout(TsengPtr pTseng);
/*
* Shortcuts to Tseng memory-mapped accelerator-control registers
*/
#if 0
#endif
#define MMU_CONTROL(x) MMIO_OUT8(pTseng->MMioBase, 0x13<<0, x)
#define ACL_SUSPEND_TERMINATE(x) MMIO_OUT8(pTseng->MMioBase, 0x30<<0, x)
#define ACL_OPERATION_STATE(x) MMIO_OUT8(pTseng->MMioBase, 0x31<<0, x)
#define ACL_SYNC_ENABLE(x) MMIO_OUT8(pTseng->MMioBase, 0x32<<0, x)
/* for ET6000, ACL_SYNC_ENABLE becomes ACL_6K_CONFIG */
#define ACL_INTERRUPT_STATUS(x) \
MMIO_OUT8(pTseng->MMioBase, 0x35<<0, x)
#define ACL_INTERRUPT_MASK(x) MMIO_OUT8(pTseng->MMioBase, 0x34<<0, x)
#define ACL_ACCELERATOR_STATUS (0x36 << 0)
#define ACL_ACCELERATOR_STATUS_SET(x) \
MMIO_OUT8(pTseng->MMioBase, ACL_ACCELERATOR_STATUS, x)
#define ACL_WRITE_INTERFACE_VALID (0x33 << 0)
/* and this is only for the ET6000 */
#define ACL_POWER_CONTROL(x) MMIO_OUT8(pTseng->MMioBase, 0x37<<0, x)
/* non-queued for w32p's and ET6000 */
#define ACL_NQ_X_POSITION(x) MMIO_OUT16(pTseng->MMioBase, 0x38<<0, x)
#define ACL_NQ_Y_POSITION(x) MMIO_OUT16(pTseng->MMioBase, 0x3A<<0, x)
/* queued for w32 and w32i */
#define ACL_X_POSITION(x) MMIO_OUT16(pTseng->MMioBase, 0x94<<0, x)
#define ACL_Y_POSITION(x) MMIO_OUT16(pTseng->MMioBase, 0x96<<0, x)
#define ACL_PATTERN_ADDRESS(x) MMIO_OUT32(pTseng->MMioBase, 0x80<<0, x)
#define ACL_SOURCE_ADDRESS(x) MMIO_OUT32(pTseng->MMioBase, 0x84<<0, x)
#define ACL_PATTERN_Y_OFFSET(x) MMIO_OUT16(pTseng->MMioBase, 0x88<<0, x)
#define ACL_PATTERN_Y_OFFSET32(x) MMIO_OUT32(pTseng->MMioBase, 0x88<<0, x)
#define ACL_SOURCE_Y_OFFSET(x) MMIO_OUT16(pTseng->MMioBase, 0x8A<<0, x)
#define ACL_DESTINATION_Y_OFFSET(x) MMIO_OUT16(pTseng->MMioBase, 0x8C<<0, x)
/* W32i */
#define ACL_VIRTUAL_BUS_SIZE(x) MMIO_OUT8(pTseng->MMioBase, 0x8E<<0, x)
/* w32p */
#define ACL_PIXEL_DEPTH(x) MMIO_OUT8(pTseng->MMioBase, 0x8E<<0, x)
/* w32 and w32i */
#define ACL_XY_DIRECTION(x) MMIO_OUT8(pTseng->MMioBase, 0x8F<<0, x)
#define ACL_PATTERN_WRAP(x) MMIO_OUT8(pTseng->MMioBase, 0x90<<0, x)
#define ACL_PATTERN_WRAP32(x) MMIO_OUT32(pTseng->MMioBase, 0x90<<0, x)
#define ACL_TRANSFER_DISABLE(x) MMIO_OUT8(pTseng->MMioBase, 0x91<<0, x) /* ET6000 only */
#define ACL_SOURCE_WRAP(x) MMIO_OUT8(pTseng->MMioBase, 0x92<<0, x)
#define ACL_X_COUNT(x) MMIO_OUT16(pTseng->MMioBase, 0x98<<0, x)
#define ACL_Y_COUNT(x) MMIO_OUT16(pTseng->MMioBase, 0x9A<<0, x)
/* shortcut. not a real register */
#define ACL_XY_COUNT(x) MMIO_OUT32(pTseng->MMioBase, 0x98<<0, x)
#define ACL_ROUTING_CONTROL(x) MMIO_OUT8(pTseng->MMioBase, 0x9C<<0, x)
/* for ET6000, ACL_ROUTING_CONTROL becomes ACL_MIX_CONTROL */
#define ACL_RELOAD_CONTROL(x) MMIO_OUT8(pTseng->MMioBase, 0x9D<<0, x)
/* for ET6000, ACL_RELOAD_CONTROL becomes ACL_STEPPING_INHIBIT */
#define ACL_BACKGROUND_RASTER_OPERATION(x) MMIO_OUT8(pTseng->MMioBase, 0x9E<<0, x)
#define ACL_FOREGROUND_RASTER_OPERATION(x) MMIO_OUT8(pTseng->MMioBase, 0x9F<<0, x)
#define ACL_DESTINATION_ADDRESS(x) MMIO_OUT32(pTseng->MMioBase, 0xA0<<0, x)
/* the following is for the w32p's only */
#define ACL_MIX_ADDRESS(x) MMIO_OUT32(pTseng->MMioBase, 0xA4<<0, x)
#define ACL_MIX_Y_OFFSET(x) MMIO_OUT16(pTseng->MMioBase, 0xA8<<0, x)
#define ACL_ERROR_TERM(x) MMIO_OUT16(pTseng->MMioBase, 0xAA<<0, x)
#define ACL_DELTA_MINOR(x) MMIO_OUT16(pTseng->MMioBase, 0xAC<<0, x)
#define ACL_DELTA_MINOR32(x) MMIO_OUT32(pTseng->MMioBase, 0xAC<<0, x)
#define ACL_DELTA_MAJOR(x) MMIO_OUT16(pTseng->MMioBase, 0xAE<<0, x)
/* ET6000 only (trapezoids) */
#define ACL_SECONDARY_EDGE(x) MMIO_OUT8(pTseng->MMioBase, 0x93<<0, x)
#define ACL_SECONDARY_ERROR_TERM(x) MMIO_OUT16(pTseng->MMioBase, 0xB2<<0, x)
#define ACL_SECONDARY_DELTA_MINOR(x) MMIO_OUT16(pTseng->MMioBase, 0xB4<<0, x)
#define ACL_SECONDARY_DELTA_MINOR32(x) MMIO_OUT32(pTseng->MMioBase, 0xB4<<0, x)
#define ACL_SECONDARY_DELTA_MAJOR(x) MMIO_OUT16(pTseng->MMioBase, 0xB6<<0, x)
/* for ET6000: */
#define ACL_6K_CONFIG ACL_SYNC_ENABLE
/* for ET6000: */
#define ACL_MIX_CONTROL ACL_ROUTING_CONTROL
#define ACL_STEPPING_INHIBIT ACL_RELOAD_CONTROL
/*
* Some data structures for faster accelerator programming.
*/
extern int W32OpTable[16];
extern int W32OpTable_planemask[16];
extern int W32PatternOpTable[16];
/*
* Some shortcuts.
*/
#define MAX_WAIT_CNT 500000 /* how long we wait before we time out */
#undef WAIT_VERBOSE /* if defined: print out how long we waited */
static __inline__ void
tseng_wait(TsengPtr pTseng, int reg, char *name, unsigned char mask)
{
int cnt = MAX_WAIT_CNT;
while ((MMIO_IN32(pTseng->MMioBase,reg)) & mask)
if (--cnt < 0) {
ErrorF("WAIT_%s: timeout.\n", name);
tseng_recover_timeout(pTseng);
break;
}
#ifdef WAIT_VERBOSE
ErrorF("%s%d ", name, MAX_WAIT_CNT - cnt);
#endif
}
#define WAIT_QUEUE tseng_wait(pTseng, ACL_ACCELERATOR_STATUS, "QUEUE", 0x1)
/* This is only for W32p rev b...d */
#define WAIT_INTERFACE tseng_wait(pTseng, ACL_WRITE_INTERFACE_VALID, "INTERFACE", 0xf)
#define WAIT_ACL tseng_wait(pTseng, ACL_ACCELERATOR_STATUS, "ACL", 0x2)
#define WAIT_XY tseng_wait(pTseng, ACL_ACCELERATOR_STATUS, "XY", 0x4)
#define SET_FUNCTION_BLT \
if (Is_ET6K) \
ACL_MIX_CONTROL(0x33); \
else \
ACL_ROUTING_CONTROL(0x00);
#define SET_FUNCTION_BLT_TR \
ACL_MIX_CONTROL(0x13);
#define FBADDR(pTseng, x,y) ( (y) * pTseng->line_width + MULBPP(pTseng, x) )
#define SET_FG_ROP(rop) \
ACL_FOREGROUND_RASTER_OPERATION(W32OpTable[rop]);
#define SET_FG_ROP_PLANEMASK(rop) \
ACL_FOREGROUND_RASTER_OPERATION(W32OpTable_planemask[rop]);
#define SET_BG_ROP(rop) \
ACL_BACKGROUND_RASTER_OPERATION(W32PatternOpTable[rop]);
#define SET_BG_ROP_TR(rop, bg_color) \
if ((bg_color) == -1) /* transparent color expansion */ \
ACL_BACKGROUND_RASTER_OPERATION(0xaa); \
else \
ACL_BACKGROUND_RASTER_OPERATION(W32PatternOpTable[rop]);
#define SET_DELTA(Min, Maj) \
ACL_DELTA_MINOR32(((Maj) << 16) + (Min))
#define SET_SECONDARY_DELTA(Min, Maj) \
ACL_SECONDARY_DELTA_MINOR(((Maj) << 16) + (Min))
#ifdef NO_OPTIMIZE
#define SET_XYDIR(dir) \
ACL_XY_DIRECTION(dir);
#else
/*
* only changing ACL_XY_DIRECTION when it needs to be changed avoids
* unnecessary PCI bus writes, which are slow. This shows up very well
* on consecutive small fills.
*/
#define SET_XYDIR(dir) \
if ((dir) != pTseng->tseng_old_dir) \
pTseng->tseng_old_dir = (dir); \
ACL_XY_DIRECTION(pTseng->tseng_old_dir);
#endif
#define SET_SECONDARY_XYDIR(dir) \
ACL_SECONDARY_EDGE(dir);
/* Must do 0x09 (in one operation) for the W32 */
#define START_ACL(pTseng, dst) \
ACL_DESTINATION_ADDRESS(dst); \
if (Is_W32 || Is_W32i) ACL_OPERATION_STATE(0x09);
/* START_ACL for the ET6000 */
#define START_ACL_6(dst) \
ACL_DESTINATION_ADDRESS(dst);
#define START_ACL_CPU(pTseng, dst) \
if (Is_W32 || Is_W32i) \
MMIO_OUT32(pTseng->MMioBase, 0x08<<8,(CARD32)dst); /* writing to MMU2 will trigger accel at this address */ \
else \
ACL_DESTINATION_ADDRESS(dst);
/* ACL_DESTINATION_ADDRESS(dst); should be enough for START_ACL_CPU */
/***********************************************************************/
void tseng_init_acl(ScrnInfoPtr pScrn);
Bool TsengXAAInit(ScreenPtr pScreen);
Bool TsengXAAInit_Colexp(ScrnInfoPtr pScrn);
#endif
|
