1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
|
/*
* Copyright © 2011 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Chris Wilson <chris@chris-wilson.co.uk>
*
*/
#include <stdlib.h>
#include <string.h>
#include <inttypes.h>
#include <errno.h>
#include "i915/gem.h"
#include "i915/gem_create.h"
#include "igt.h"
IGT_TEST_DESCRIPTION("Test execbuf fence accounting.");
#define WIDTH 1024
#define HEIGHT 1024
#define OBJECT_SIZE (4*WIDTH*HEIGHT)
#define BATCH_SIZE 4096
#define MAX_FENCES 64
/*
* Testcase: execbuf fence accounting
*
* We had a bug where we were falsely accounting upon reservation already
* fenced buffers as occupying a fence register even if they did not require
* one for the batch.
*
* We aim to exercise this by performing a sequence of fenced BLT
* with 2*num_avail_fence buffers, but alternating which half are fenced in
* each command.
*/
static uint32_t
tiled_bo_create (int fd)
{
uint32_t handle;
handle = gem_create(fd, OBJECT_SIZE);
gem_set_tiling(fd, handle, I915_TILING_X, WIDTH*4);
return handle;
}
static uint32_t
batch_create (int fd)
{
uint32_t buf[] = { MI_BATCH_BUFFER_END, 0 };
uint32_t batch_handle;
batch_handle = gem_create(fd, BATCH_SIZE);
gem_write(fd, batch_handle, 0, buf, sizeof(buf));
return batch_handle;
}
static void fill_reloc(struct drm_i915_gem_relocation_entry *reloc, uint32_t handle)
{
reloc->offset = 2 * sizeof(uint32_t);
reloc->target_handle = handle;
reloc->read_domains = I915_GEM_DOMAIN_RENDER;
reloc->write_domain = 0;
}
#define BUSY_LOAD (1 << 0)
#define INTERRUPTIBLE (1 << 1)
static void run_test(int fd, int num_fences, int expected_errno,
unsigned flags)
{
struct drm_i915_gem_execbuffer2 execbuf[2];
struct drm_i915_gem_exec_object2 exec[2][2*MAX_FENCES+1];
struct drm_i915_gem_relocation_entry reloc[2*MAX_FENCES];
uint64_t ahnd = get_reloc_ahnd(fd, 0);
unsigned long count;
int i, n;
igt_assert(2*num_fences+1 <= ARRAY_SIZE(exec[0]));
igt_assert(2*num_fences <= ARRAY_SIZE(reloc));
memset(execbuf, 0, sizeof(execbuf));
memset(exec, 0, sizeof(exec));
memset(reloc, 0, sizeof(reloc));
for (n = 0; n < 2*num_fences; n++) {
uint32_t handle = tiled_bo_create(fd);
struct drm_i915_gem_exec_object2 *obj0, *obj1;
obj0 = &exec[0][n];
obj1 = &exec[1][2*num_fences - n-1];
obj1->handle = obj0->handle = handle;
obj1->offset = get_offset(ahnd, handle, OBJECT_SIZE, 0);
obj0->offset = obj1->offset;
if (ahnd) {
obj0->flags |= EXEC_OBJECT_PINNED;
obj1->flags |= EXEC_OBJECT_PINNED;
}
fill_reloc(&reloc[n], handle);
}
for (i = 0; i < 2; i++) {
for (n = 0; n < num_fences; n++)
exec[i][n].flags = EXEC_OBJECT_NEEDS_FENCE;
exec[i][2*num_fences].handle = batch_create(fd);
exec[i][2*num_fences].relocs_ptr = to_user_pointer(reloc);
exec[i][2*num_fences].relocation_count = !ahnd ? 2*num_fences : 0;
execbuf[i].buffers_ptr = to_user_pointer(exec[i]);
execbuf[i].buffer_count = 2*num_fences+1;
execbuf[i].batch_len = 2*sizeof(uint32_t);
}
count = 0;
igt_until_timeout(2) {
for (i = 0; i < 2; i++) {
igt_spin_t *spin = NULL;
if (flags & BUSY_LOAD)
spin = __igt_spin_new(fd, .ahnd = ahnd);
igt_while_interruptible(flags & INTERRUPTIBLE) {
igt_assert_eq(__gem_execbuf(fd, &execbuf[i]),
-expected_errno);
}
igt_spin_free(fd, spin);
gem_quiescent_gpu(fd);
}
count++;
}
igt_info("Completed %lu cycles\n", count);
/* Cleanup */
for (n = 0; n < 2*num_fences; n++)
gem_close(fd, exec[0][n].handle);
for (i = 0; i < 2; i++)
gem_close(fd, exec[i][2*num_fences].handle);
put_ahnd(ahnd);
}
igt_main
{
uint32_t devid = 0;
unsigned int num_fences = 0;
int fd = -1;
igt_fixture {
fd = drm_open_driver(DRIVER_INTEL);
igt_require_gem(fd);
num_fences = gem_available_fences(fd);
igt_require(num_fences > 4);
igt_assert(num_fences <= MAX_FENCES);
devid = intel_get_drm_devid(fd);
}
igt_subtest("2-spare-fences")
run_test(fd, num_fences - 2, 0, 0);
for (unsigned flags = 0; flags < 4; flags++) {
igt_subtest_f("no-spare-fences%s%s",
flags & BUSY_LOAD ? "-busy" : "",
flags & INTERRUPTIBLE ? "-interruptible" : "")
run_test(fd, num_fences, 0, flags);
}
igt_subtest("too-many-fences")
run_test(fd, num_fences + 1, intel_gen(devid) >= 4 ? 0 : ENOBUFS, 0);
igt_fixture
close(fd);
}
|
