summaryrefslogtreecommitdiff
path: root/target/tricore
AgeCommit message (Expand)AuthorFilesLines
2019-01-30target/tricore: Fix LGPL version numberThomas Huth10-10/+10
2018-12-17target/tricore: use float32_is_denormalEmilio G. Cota1-7/+2
2018-06-01tcg: Pass tb and index to tcg_gen_exit_tb separatelyRichard Henderson1-10/+10
2018-04-11icount: fix cpu_restore_state_from_tb for non-tb-exit casesPavel Dovgalyuk1-1/+1
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov1-2/+0
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov1-0/+1
2018-03-12qom: introduce object_class_get_list_sortedPaolo Bonzini1-1/+1
2018-03-02tricore: renamed masking of PIEDavid Brenken2-9/+10
2018-03-02tricore: renamed masking of IEDavid Brenken3-11/+13
2018-03-02tricore: added CORE_IDDavid Brenken2-0/+2
2018-03-02tricore: added some missing cpu instructionsDavid Brenken2-0/+30
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée3-1/+2
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé1-2/+2
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier1-2/+2
2017-12-27target/*helper: don't check retaddr before calling cpu_restore_stateAlex Bennée1-10/+3
2017-10-30Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell2-48/+22
2017-10-27tricore: cleanup cpu type name compositionIgor Mammedov2-48/+22
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell1-1/+1
2017-10-25disas: Remove unused flags argumentsRichard Henderson1-1/+1
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson1-4/+0
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota1-1/+1
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota1-1/+1
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson2-8/+2
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé1-4/+0
2017-09-01tricore: replace cpu_tricore_init() with cpu_generic_init()Igor Mammedov2-8/+1
2017-07-31qemu-system-tricore: segfault when entering "x 0" on the monitorEduardo Otubo1-0/+10
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova1-3/+2
2017-01-13qom/cpu: move tlb_flush to cpu_common_resetAlex Bennée1-2/+0
2017-01-12Merge remote-tracking branch 'remotes/bkoppelmann/tags/pull-tricore-2017-01-1...Peter Maydell4-1/+188
2017-01-11target-tricore: Add updfl instructionBastian Koppelmann3-0/+18
2017-01-11target-tricore: Added new JNE instruction variantPeer Adelt2-0/+20
2017-01-11target-tricore: Added new MOV instruction variantPeer Adelt2-0/+17
2017-01-11target-tricore: Added MADD.F and MSUB.F instructionsBastian Koppelmann3-1/+102
2017-01-11target-tricore: Added FTOUZ instructionBastian Koppelmann3-0/+31
2017-01-10target-tricore: Use clrsb helperRichard Henderson3-7/+1
2017-01-10target-tricore: Use clz opcodeRichard Henderson3-14/+3
2016-12-20Move target-* CPU file into a target/ folderThomas Huth12-0/+14529
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-22 09:17:34 +0000