summaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)AuthorFilesLines
2015-07-16mips/kvm: Sign extend registers written to KVMJames Hogan1-4/+4
2015-07-16mips/kvm: Fix Big endian 32-bit register accessJames Hogan1-10/+3
2015-07-15target-mips: fix page fault address for LWL/LWR/LDL/LDRAurelien Jarno1-0/+12
2015-07-15target-mips: fix resource leak reported by CoverityLeon Alrae1-4/+19
2015-07-15target-mips: fix logically dead code reported by CoverityLeon Alrae1-0/+3
2015-07-15target-mips: correct DERET instructionLeon Alrae1-2/+1
2015-07-15target-mips: fix ASID synchronisation for MIPS MTAurelien Jarno1-1/+1
2015-07-15target-mips: fix to clear MSACSR.CauseYongbok Kim1-0/+6
2015-07-15target-mips: fix MIPS64R6-generic configurationYongbok Kim2-10/+10
2015-07-09Merge remote-tracking branch 'remotes/afaerber/tags/qom-cpu-for-peter' into s...Peter Maydell2-2/+2
2015-07-09cpu-exec: Purge all uses of ENV_GET_CPU()Peter Crosthwaite1-1/+1
2015-07-09cpu: Change cpu_exec_init() arg to cpu, not envPeter Crosthwaite1-1/+1
2015-07-09cpu: Add Error argument to cpu_exec_init()Bharata B Rao1-1/+1
2015-07-09mips/kvm: Sync with newer MIPS KVM headersJames Hogan1-13/+2
2015-07-06Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-0/+4
2015-07-01kvm: First step to push iothread lock out of inner run loopJan Kiszka1-0/+4
2015-06-26target-mips: add mips32r6-generic CPU definitionYongbok Kim1-0/+37
2015-06-26target-mips: microMIPS32 R6 POOL16{A, C} instructionsYongbok Kim1-15/+118
2015-06-26target-mips: microMIPS32 R6 Major instructionsYongbok Kim1-17/+45
2015-06-26target-mips: microMIPS32 R6 POOL32{I, C} instructionsYongbok Kim1-6/+21
2015-06-26target-mips: microMIPS32 R6 POOL32F instructionsYongbok Kim1-32/+199
2015-06-26target-mips: microMIPS32 R6 POOL32A{XF} instructionsYongbok Kim1-10/+72
2015-06-26target-mips: microMIPS32 R6 branches and jumpsYongbok Kim1-40/+202
2015-06-26target-mips: add microMIPS32 R6 opcode enumYongbok Kim1-16/+103
2015-06-26target-mips: signal RI for removed instructions in microMIPS R6Yongbok Kim1-0/+68
2015-06-26target-mips: raise RI exceptions when FIR.PS = 0Yongbok Kim1-33/+45
2015-06-26target-mips: rearrange gen_compute_compact_branchYongbok Kim1-236/+236
2015-06-26target-mips: refactor {D}LSA, {D}ALIGN, {D}BITSWAPYongbok Kim1-67/+99
2015-06-26target-mips: remove an unused argumentYongbok Kim1-3/+2
2015-06-26target-mips: add microMIPS TLBINV, TLBINVFYongbok Kim1-0/+8
2015-06-26target-mips: fix {RD, WR}PGPR in microMIPSYongbok Kim1-2/+2
2015-06-26target-mips: convert host to MIPS errno values when requiredLeon Alrae1-11/+33
2015-06-26target-mips: add Unified Hosting Interface (UHI) supportLeon Alrae4-21/+394
2015-06-26target-mips: remove identical code in different branchLeon Alrae1-21/+4
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite1-1/+1
2015-06-12target-mips: enable XPA and LPA featuresLeon Alrae1-6/+10
2015-06-12target-mips: remove misleading comments in translate_init.cLeon Alrae1-9/+0
2015-06-12target-mips: add MTHC0 and MFHC0 instructionsLeon Alrae2-0/+227
2015-06-12target-mips: add CP0.PageGrain.ELPA supportLeon Alrae5-12/+42
2015-06-12target-mips: support Page Frame Number Extension fieldLeon Alrae1-6/+26
2015-06-12target-mips: extend selected CP0 registers to 64-bits in MIPS32Leon Alrae4-42/+63
2015-06-12target-mips: correct MFC0 for CP0.EntryLo in MIPS64Leon Alrae1-6/+6
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae5-7/+30
2015-06-11target-mips: Misaligned memory accesses for MSAYongbok Kim3-78/+102
2015-06-11target-mips: Misaligned memory accesses for R6Yongbok Kim2-13/+28
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae4-156/+208
2015-06-11target-mips: move group of functions above gen_load_fpr32()Leon Alrae1-60/+58
2015-06-02kvm: introduce kvm_arch_msi_data_to_gsiEric Auger1-0/+5
2015-04-30kvm: add support for memory transaction attributesPaolo Bonzini1-1/+3
2015-03-19Merge remote-tracking branch 'remotes/mjt/tags/pull-trivial-patches-2015-03-1...Peter Maydell1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 19:37:33 +0000