summaryrefslogtreecommitdiff
path: root/target-mips/translate_init.c
AgeCommit message (Expand)AuthorFilesLines
2015-03-11target-mips: add missing MSACSR and restore fp_status and hflagsLeon Alrae1-8/+2
2015-02-13target-mips: Make CP0.Status.CU1 read-only for the 5Kc and 5KEc processorsMaciej W. Rozycki1-2/+2
2014-12-16target-mips: Fix formatting in `mips_defs'Maciej W. Rozycki1-19/+21
2014-12-16target-mips: Enable vectored interrupt support for the 74Kf CPUMaciej W. Rozycki1-1/+1
2014-12-16target-mips: Add M14K and M14Kc MIPS32r2 microMIPS processorsMaciej W. Rozycki1-0/+41
2014-12-16target-mips: Add 5KEc and 5KEf MIPS64r2 processorsMaciej W. Rozycki1-0/+45
2014-11-07mips: Set the CP0.Config3.DSP and CP0.Config3.DSP2P bitsMaciej W. Rozycki1-3/+5
2014-11-03target-mips: add MSA support to mips32r5-genericYongbok Kim1-2/+2
2014-11-03target-mips: add msa_reset(), global msa registerYongbok Kim1-0/+34
2014-11-03target-mips: enable features in MIPS64R6-generic CPULeon Alrae1-2/+9
2014-11-03target-mips: add TLBINV supportLeon Alrae1-0/+2
2014-11-03target-mips: update PageGrain and m{t,f}c0 EntryLo{0,1}Leon Alrae1-0/+2
2014-10-14target-mips: define a new generic CPU supporting MIPS64 Release 6 ISALeon Alrae1-0/+30
2014-03-27target-mips: Avoid shifting left into sign bitPeter Maydell1-11/+11
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber1-1/+3
2014-02-10target-mips: add user-mode FR switch support for MIPS32r5Petar Jovanovic1-4/+5
2014-02-10target-mips: add support for CP0_Config5Petar Jovanovic1-1/+11
2014-02-10target-mips: add support for CP0_Config4Petar Jovanovic1-1/+8
2014-02-10target-mips: add CPU definition for MIPS32R5Petar Jovanovic1-0/+25
2013-08-03target-mips: fix 34Kf configuration for DSP ASEYongbok Kim1-4/+3
2012-10-31target-mips: Add ASE DSP processorsJia Liu1-0/+52
2011-09-06mips: Default to using one VPE and one TC.Edgar E. Iglesias1-1/+1
2011-09-06mips: Enable VInt interrupt mode for the 34KfEdgar E. Iglesias1-1/+1
2011-08-20Use glib memory allocation and free functionsAnthony Liguori1-2/+2
2011-05-08Fix typos in comments (interupt -> interrupt)Stefan Weil1-1/+1
2011-05-06Fix typo in code and commentsStefan Weil1-1/+1
2010-10-30target-xxx: Use fprintf_function (format checking)Stefan Weil1-1/+1
2010-07-31Remove unused constantHervé Poussineau1-4/+0
2010-06-29MIPS: Initial support of fulong mini pc (CPU definition)Huacai Chen1-0/+35
2009-12-17target-mips: No MIPS16 support for 4Kc, 4KEc coresStefan Weil1-3/+3
2009-12-16target-mips: 4Kc, 4KEc cores do not support MIPS16Stefan Weil1-3/+3
2009-12-13target-mips: fix user-mode emulation startupNathan Froyd1-8/+0
2009-12-13target-mips: set Config1.CA for MIPS16-aware CPUsNathan Froyd1-9/+18
2009-11-22target-mips: make CP0_LLAddr register CPU dependentAurelien Jarno1-0/+32
2009-11-14mips: fix cpu_reset memory leakBlue Swirl1-50/+0
2009-10-01Revert "Get rid of _t suffix"Anthony Liguori1-10/+10
2009-10-01Get rid of _t suffixmalc1-10/+10
2009-07-16Update to a hopefully more future proof FSF addressBlue Swirl1-2/+1
2009-03-08target-mips: rename helpers from do_ to helper_aurel321-4/+4
2009-01-14target-mips: fix indentationaurel321-42/+42
2009-01-12target-mips: get rid of tests on env->user_mode_onlyaurel321-10/+10
2009-01-04Update FSF address in GPL/LGPL boilerplateaurel321-1/+1
2008-12-22Use the ARRAY_SIZE() macro where appropriate.malc1-2/+2
2008-09-18Move the active FPU registers into env again, and use more TCG registersths1-3/+6
2008-09-14target-mips: fix warningaurel321-1/+1
2008-09-02Build fix for gcc-3.3.ths1-0/+4
2008-07-23Less hardcoding of TARGET_USER_ONLY.ths1-15/+12
2008-07-21A bunch of minor code improvements in the MIPS target.ths1-1/+1
2008-07-20Fix compiler warning, by Stefan Weil.ths1-1/+1
2008-06-27More efficient target register / TC accesses.ths1-2/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-24 21:31:17 +0000