index
:
drm/drm-intel
core-for-ci
drm-intel-fixes
drm-intel-gt-next
drm-intel-gt-next-backup
drm-intel-next
drm-intel-next-fixes
drm-intel-next-queued
drm-intel-testing
for-linux-next
for-linux-next-fixes
for-linux-next-gt
i915-orig
main
maintainer-tools
topic/core-for-CI
topic/drm-intel-gem-next
topic/thunderbolt-next
Linux driver for Intel graphics
root
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
include
/
asm
/
pgtable-2level.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-06-09
mm: consolidate pte_index() and pte_offset_*() definitions
Mike Rapoport
1
-0
/
+1
2020-04-10
mm/special: create generic fallbacks for pte_special() and pte_mkspecial()
Anshuman Khandual
1
-2
/
+0
2020-02-04
arm: mm: add p?d_leaf() definitions
Steven Price
1
-0
/
+1
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
Thomas Gleixner
1
-4
/
+1
2018-11-02
mm: make the __PAGETABLE_PxD_FOLDED defines non-empty
Martin Schwidefsky
1
-1
/
+1
2016-06-09
ARM: 8578/1: mm: ensure pmd_present only checks the valid bit
Will Deacon
1
-0
/
+1
2015-07-03
ARM: pgtable: document mapping types
Russell King
1
-1
/
+30
2015-02-11
arm: define __PAGETABLE_PMD_FOLDED for !LPAE
Kirill A. Shutemov
1
-0
/
+2
2015-02-10
arm: drop L_PTE_FILE and pte_file()-related helpers
Kirill A. Shutemov
1
-1
/
+0
2014-10-09
arm: mm: introduce special ptes for LPAE
Steve Capper
1
-0
/
+2
2014-02-10
ARM: 7954/1: mm: remove remaining domain support from ARMv6
Will Deacon
1
-0
/
+1
2013-12-11
ARM: add support to dump the kernel page tables
Russell King
1
-0
/
+1
2013-10-29
ARM: 7858/1: mm: make UACCESS_WITH_MEMCPY huge page aware
Steven Capper
1
-0
/
+7
2012-11-09
ARM: mm: introduce present, faulting entries for PAGE_NONE
Will Deacon
1
-0
/
+1
2012-11-09
ARM: mm: introduce L_PTE_VALID for page table entries
Will Deacon
1
-0
/
+1
2011-12-08
ARM: LPAE: Move page table maintenance macros to pgtable-2level.h
Catalin Marinas
1
-0
/
+41
2011-10-06
ARM: 7075/1: LPAE: Factor out 2-level page table definitions into separate files
Catalin Marinas
1
-0
/
+143