summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c
AgeCommit message (Expand)AuthorFilesLines
2023-06-09drm/amdgpu: add RAS POISON interrupt funcs for vcn_v2_6Horatio Zhang1-4/+21
2023-06-09drm/amdgpu: introduce vmhub definition for multi-partition cases (v3)Hawking Zhang1-4/+4
2023-04-14drm/amdgpu: move vmhub out of amdgpu_ring_funcs (v4)Le Ma1-71/+13
2023-03-13drm/amdgpu: Move vcn ras block init to ras sw_initHawking Zhang1-2/+4
2023-01-09drm/amd: Load VCN microcode during early_initMario Limonciello1-2/+3
2022-11-23drm/amdgpu: enable RAS poison for VCN 2.6Tao Zhou1-0/+29
2022-11-17drm/amdgpu: define common vcn_set_ras_funcsTao Zhou1-12/+1
2022-05-10drm/amdgpu/vcn: Add vcn ras poison consumption event handlingMohammad Zafar Ziya1-0/+9
2022-05-04drm/amdgpu: move out asic specific definition from common headerJames Zhu1-0/+3
2022-05-04drm/amdgpu: use ring structure to access rptr/wptr v2Jack Xiao1-6/+6
2022-04-05drm/amdgpu/vcn: Remove unneeded semicolonHaowen Bai1-1/+1
2022-03-28drm/amdgpu/vcn: Add VCN ras error query supportMohammad Zafar Ziya1-0/+71
2022-03-15drm/amdgpu: only allow secure submission on rings which support thatLang Yu1-0/+2
2022-03-04drm/amdgpu/vcn: Add vcn firmware logRuijing Dong1-0/+3
2022-03-04drm/amdgpu/vcn: Update fw shared data structureRuijing Dong1-9/+9
2021-10-21drm/amdgpu: Consolidate VCN firmware setup codeAlex Deucher1-16/+1
2021-10-08drm/amdgpu: use adev_to_drm for consistency when accessing drm_deviceGuchun Chen1-1/+1
2021-10-04drm/amdgpu: convert IP version array to include instancesAlex Deucher1-2/+2
2021-10-04drm/amdgpu/vcn: remove manual instance settingAlex Deucher1-1/+1
2021-10-04drm/amdgpu/vcn2.5: convert to IP version checkingAlex Deucher1-2/+2
2021-09-23drm/amdgpu: Fix MMIO access page faultAndrey Grodzovsky1-6/+11
2021-09-01drm/amdgpu/vcn: set the priority for each encode ringSatyajit Sahu1-1/+3
2021-07-23drm/amdgpu: Fix a printing messageOak Zeng1-1/+1
2021-05-21drm/amdgpu/vcn2.5: add cancel_delayed_work_sync before power gateJames Zhu1-0/+2
2021-04-09drm/amdgpu: add the sched_score to amdgpu_ring_initChristian König1-2/+2
2021-03-23drm/amdgpu/vcn2.6: Add vcn2.6 supportJames Zhu1-2/+97
2020-11-02drm/amdgpu/vcn: use "*" adjacent to data nameDeepak R Varma1-1/+1
2020-11-02drm/amdgpu/vcn: improve code indentation and alignmentDeepak R Varma1-1/+1
2020-09-22drm/amd: fix typoes in commentsBernard Zhao1-2/+2
2020-08-26gpu: amd: Remove duplicate semicolons at the end of lineYouling Tang1-1/+1
2020-07-27drm/amdgpu: Remove extra asic type checkJames Zhu1-17/+12
2020-07-01drm/amdgpu: fix unused variableJames Zhu1-18/+16
2020-07-01drm/amdgpu: vcn_v2_5_mc_resume_dpg_mode() can be statickernel test robot1-3/+3
2020-07-01drm/amdgpu: rename macro for VCN2.0 2.5 and 3.0Boyuan Zhang1-47/+47
2020-05-21drm/amdgpu/vcn2.5: Remove old DPG workaroundJames Zhu1-9/+0
2020-05-01drm/amdgpu: change HWIP from UVD to VCN for VCN2.5Boyuan Zhang1-196/+196
2020-04-30drm/amdgpu: remove set but not used variable 'direct_poll' in vcn_v2_5.cZheng Bin1-2/+0
2020-04-28drm/amdgpu/vcn2.5: wait for tiles off after unpauseJames Zhu1-3/+3
2020-04-09drm/amdgpu: rework sched_list generationNirmoy Das1-2/+5
2020-04-01drm/amdgpu/vcn2.5: Add firmware w/r ptr reset syncJames Zhu1-5/+48
2020-04-01drm/amdgpu/vcn2.5: stall DPG when WPTR/RPTR resetJames Zhu1-0/+21
2020-04-01drm/amdgpu: stop disable the scheduler during HW finiChristian König1-10/+1
2020-03-19drm/amdgpu: fix typo for vcn2.5/jpeg2.5 idle checkJames Zhu1-1/+1
2020-03-13drm/amdgpu/sriov refine vcn_v2_5_early_init funcJack Zhang1-17/+18
2020-02-11drm/amdgpu/vcn2.5: fix warningJames Zhu1-1/+1
2020-02-11drm/amdgpu/vcn2.5: fix DPG mode power off issue on instance 1James Zhu1-3/+3
2020-01-27drm/amdgpu/vcn: fix vcn2.5 instance issueJames Zhu1-44/+44
2020-01-27drm/amdgpu/vcn2.5: fix a bug for the 2nd vcn instance (v2)James Zhu1-5/+8
2020-01-27drm/amdgpu/vcn: Share vcn_v2_0_dec_ring_test_ring to vcn2.5James Zhu1-1/+1
2020-01-22drm/amdgpu: remove unnecessary conversion to boolNirmoy Das1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 23:09:50 +0000