summaryrefslogtreecommitdiff
path: root/drivers/cxl/cxl.h
AgeCommit message (Expand)AuthorFilesLines
2024-10-25cxl/port: Fix use-after-free, permit out-of-order decoder shutdownDan Williams1-1/+2
2024-09-22cxl: Calculate region bandwidth of targets with shared upstream linkDave Jiang1-0/+1
2024-09-09cxl/pci: Remove duplicated implementation of waiting for memory_info_validYanfei Xu1-1/+1
2024-09-03cxl/pci: Rename cxl_setup_parent_dport() and cxl_dport_map_regs()Li Ming1-2/+3
2024-09-03cxl/port: Use __free() to drop put_device() for cxl_portLi Ming1-0/+1
2024-07-28Merge tag 'cxl-for-6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl...Linus Torvalds1-7/+6
2024-07-25Merge tag 'driver-core-6.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-4/+1
2024-07-11Merge branch 'for-6.11/xor_fixes' into cxl-for-nextDave Jiang1-7/+4
2024-07-11cxl: Remove defunct code calculating host bridge target positionsAlison Schofield1-7/+1
2024-07-11cxl: Restore XOR'd position bits during address translationAlison Schofield1-0/+3
2024-07-03driver core: have match() callback in struct bus_type take a const *Greg Kroah-Hartman1-4/+1
2024-07-02cxl/region: Support to calculate memory tier abstract distanceHuang Ying1-0/+2
2024-06-25cxl/region: check interleave capabilityYao Xingtao1-0/+2
2024-06-18cxl/mem: Fix no cxl_nvd during pmem region auto-assemblingLi Ming1-2/+2
2024-05-21Merge tag 'pci-v6.10-changes' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-0/+2
2024-05-08cxl: Add post-reset warning if reset results in loss of previously committed ...Dave Jiang1-0/+2
2024-05-01cxl/acpi: Cleanup __cxl_parse_cfmws()Dan Williams1-0/+5
2024-04-30cxl: Fix compile warning for cxl_security_ops externDave Jiang1-0/+2
2024-04-08cxl: Consolidate dport access_coordinate ->hb_coord and ->sw_coord into ->coordDave Jiang1-4/+2
2024-04-08cxl: Fix incorrect region perf data calculationDave Jiang1-2/+0
2024-03-12cxl/region: Add memory hotplug notifier for cxl regionDave Jiang1-0/+3
2024-03-12cxl/region: Calculate performance data for a regionDave Jiang1-0/+4
2024-03-12cxl: Split out host bridge access coordinatesDave Jiang1-0/+2
2024-03-12cxl: Split out combine_coordinates() for common shared usageDave Jiang1-0/+4
2024-03-12ACPI: HMAT / cxl: Add retrieval of generic port coordinates for both access c...Dave Jiang1-1/+1
2024-02-16cxl: Fix sysfs export of qos_class for memdevDave Jiang1-0/+2
2024-01-05Merge branch 'for-6.7/cxl' into for-6.8/cxlDan Williams1-2/+0
2024-01-05cxl: Convert find_cxl_root() to return a 'struct cxl_root *'Dave Jiang1-7/+7
2024-01-05cxl: Introduce put_cxl_root() helperDave Jiang1-0/+3
2024-01-04cxl/port: Fix missing target list lockDan Williams1-2/+0
2023-12-22cxl: Add helper function that calculate performance data for downstream portsDave Jiang1-0/+3
2023-12-22cxl: Store the access coordinates for the generic portsDave Jiang1-0/+2
2023-12-22cxl: Calculate and store PCI link latency for the downstream portsDave Jiang1-0/+4
2023-12-22cxl: Add support for _DSM Function for retrieving QTG IDDave Jiang1-0/+25
2023-12-22cxl: Add callback to parse the SSLBIS subtable from CDATDave Jiang1-0/+4
2023-12-22cxl: Add callback to parse the DSMAS subtables from CDATDave Jiang1-0/+2
2023-10-31Merge branch 'for-6.7/cxl-commited' into cxl/nextDan Williams1-0/+1
2023-10-31Merge branch 'for-6.7/cxl-qtg' into cxl/nextDan Williams1-0/+3
2023-10-27cxl: Export QTG ids from CFMWS to sysfs as qos_class attributeDave Jiang1-0/+3
2023-10-27cxl: Add cxl_decoders_committed() helperDave Jiang1-0/+1
2023-10-27cxl/core/regs: Rework cxl_map_pmu_regs() to use map->dev for devmRobert Richter1-2/+1
2023-10-27cxl/pci: Map RCH downstream AER registers for logging protocol errorsTerry Bowman1-0/+10
2023-10-27cxl/pci: Add RCH downstream port AER register discoveryRobert Richter1-0/+7
2023-10-27cxl/port: Remove Component Register base address from struct cxl_portRobert Richter1-2/+0
2023-10-27cxl/port: Rename @comp_map to @reg_map in struct cxl_register_mapRobert Richter1-4/+4
2023-10-27cxl/core/regs: Rename @dev to @host in struct cxl_register_mapRobert Richter1-2/+2
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams1-25/+32
2023-06-25Merge branch 'for-6.5/cxl-perf' into for-6.5/cxlDan Williams1-0/+16
2023-06-25Merge branch 'for-6.5/cxl-region-fixes' into for-6.5/cxlDan Williams1-7/+9
2023-06-25Merge branch 'for-6.5/cxl-type-2' into for-6.5/cxlDan Williams1-6/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-25 02:00:08 +0000