| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2022-10-17 | clk: mxl: Fix a clk entry by adding relevant flags | Rahul Tanwar | 1 | -2/+3 |
| 2022-10-17 | clk: mxl: Add option to override gate clks | Rahul Tanwar | 1 | -1/+15 |
| 2022-10-17 | clk: mxl: Remove redundant spinlocks | Rahul Tanwar | 1 | -71/+9 |
| 2022-10-17 | clk: mxl: Switch from direct readl/writel based IO to regmap based IO | Rahul Tanwar | 1 | -2/+3 |
| 2020-07-24 | clk: intel: Avoid unnecessary memset by improving code | Rahul Tanwar | 1 | -4/+3 |
| 2020-07-24 | clk: intel: Improve locking in the driver | Rahul Tanwar | 1 | -12/+5 |
| 2020-07-24 | clk: intel: Use devm_clk_hw_register() instead of clk_hw_register() | Rahul Tanwar | 1 | -4/+4 |
| 2020-05-28 | clk: intel: remove redundant initialization of variable rate64 | Colin Ian King | 1 | -1/+1 |
| 2020-05-26 | clk: intel: Add CGU clock driver for a new SoC | Rahul Tanwar | 1 | -0/+636 |
 |
index : drm-tip | |
| DRM current development and nightly trees | danvet |
| summaryrefslogtreecommitdiff |