index
:
drm-tip
drm-tip
maintainer-tools
rerere-cache
tip
DRM current development and nightly trees
danvet
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
socfpga
/
clk-gate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-10-12
clk: socfpga: gate: Account for the divider in determine_rate
Maxime Ripard
1
-4
/
+23
2023-06-08
clk: socfpga: gate: Add a determine_rate hook
Maxime Ripard
1
-0
/
+1
2023-03-21
clk: socfpga: use of_clk_add_hw_provider and improve error handling
Marco Pagani
1
-13
/
+22
2022-12-13
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
1
-1
/
+4
2022-12-08
clk: socfpga: Fix memory leak in socfpga_gate_init()
Xiu Jianfeng
1
-1
/
+4
2022-12-07
clk: socfpga: remove the setting of clk-phase for sdmmc_clk
Dinh Nguyen
1
-61
/
+0
2022-01-05
clk: socfpga: remove redundant assignment after a mask operation
Colin Ian King
1
-2
/
+2
2021-04-27
Merge branches 'clk-cleanup', 'clk-renesas', 'clk-socfpga', 'clk-allwinner' a...
Stephen Boyd
1
-5
/
+8
2021-03-30
clk: socfpga: use clk_hw_register for a5/c5
Dinh Nguyen
1
-4
/
+7
2021-03-29
clk: socfpga: fix iomem pointer cast on 64-bit
Krzysztof Kozlowski
1
-1
/
+1
2019-08-16
clk: socfpga: deindent code to proper indentation
Stephen Boyd
1
-2
/
+2
2019-08-16
clk: socfpga: Don't reference clk_init_data after registration
Stephen Boyd
1
-10
/
+12
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157
Thomas Gleixner
1
-11
/
+1
2019-01-24
clk: socfpga: Don't have get_parent for single parent ops
Stephen Boyd
1
-9
/
+13
2015-07-28
clk: socfpga: switch to GENMASK()
Andy Shevchenko
1
-1
/
+1
2015-07-20
clk: socfpga: Remove clk.h and clkdev.h includes
Stephen Boyd
1
-2
/
+1
2015-06-05
clk: socfpga: make use of of_clk_parent_fill helper function
Dinh Nguyen
1
-5
/
+1
2015-05-21
clk: socfpga: update clk.h so for Arria10 platform to use
Dinh Nguyen
1
-4
/
+0
2015-05-14
clk: socfpga: Silence sparse warning
Stephen Boyd
1
-1
/
+1
2014-05-12
clk: socfpga: add divider registers to the main pll outputs
Dinh Nguyen
1
-1
/
+0
2014-02-18
clk: socfpga: Add a clk-phase property to the "altr,socfpga-gate-clk"
Dinh Nguyen
1
-0
/
+68
2014-02-18
clk: socfpga: split clk code
Steffen Trumtrar
1
-0
/
+195