index
:
drm-tip
drm-tip
maintainer-tools
rerere-cache
tip
DRM current development and nightly trees
danvet
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
include
/
asm
/
cpu-features.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-01-20
MIPS: Define the legacy-NaN and 2008-NaN features
Maciej W. Rozycki
1
-0
/
+7
2015-11-11
MIPS: Allow RIXI for 32-bit kernels on MIPS64
Paul Burton
1
-5
/
+1
2015-09-22
MIPS: cpu-features: Add cpu_has_ftlb
James Hogan
1
-0
/
+3
2015-09-03
MIPS: Probe for small (1KiB) page support
James Hogan
1
-0
/
+4
2015-06-21
MIPS: R12000: Enable branch prediction global history
Joshua Kinard
1
-0
/
+3
2015-04-13
Merge branch '4.0-fixes' into mips-for-linux-next
Ralf Baechle
1
-1
/
+35
2015-04-10
MIPS: Fix cpu_has_mips_r2_exec_hazard.
Ralf Baechle
1
-1
/
+32
2015-04-08
MIPS: Correct FP ISA requirements
Maciej W. Rozycki
1
-2
/
+5
2015-04-08
MIPS: Correct `nofpu' non-functionality
Maciej W. Rozycki
1
-0
/
+1
2015-03-31
MIPS: Add arch CDMM definitions and probing
James Hogan
1
-0
/
+4
2015-03-19
MIPS: Add support for XPA.
Steven J. Hill
1
-0
/
+3
2015-02-17
MIPS: Handle MIPS IV, V and R2 FPU instructions on MIPS R6 as well
Markos Chandras
1
-1
/
+2
2015-02-17
MIPS: Add LLB bit and related feature for the Config 5 CP0 register
Markos Chandras
1
-0
/
+3
2015-02-17
MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfo
Markos Chandras
1
-0
/
+3
2015-02-17
MIPS: asm: cpu: Add MIPSR6 ISA definitions
Leonid Yegoshin
1
-4
/
+15
2014-11-24
MIPS: detect presence of the FRE & UFR bits
Paul Burton
1
-0
/
+4
2014-09-22
MIPS: Use WSBH/DSBH/DSHD on Loongson 3A
Chen Jie
1
-0
/
+10
2014-08-02
MIPS: detect presence of MAARs
Paul Burton
1
-0
/
+3
2014-08-02
MIPS: Add new option for unique RI/XI exceptions
Leonid Yegoshin
1
-0
/
+3
2014-08-02
MIPS: cpu: Add new cpu option for Hardware Table Walker.
Markos Chandras
1
-0
/
+3
2014-05-30
MIPS: Don't use RI/XI with 32-bit kernels on 64-bit CPUs
David Daney
1
-1
/
+8
2014-05-21
MIPS: math-emu: Remove most ifdefery.
Ralf Baechle
1
-0
/
+11
2014-03-26
MIPS: asm: cpu: Add cpu flag for Enhanced Virtual Addressing
Markos Chandras
1
-1
/
+3
2014-03-26
MIPS: Detect the MSA ASE
Paul Burton
1
-0
/
+6
2014-01-22
MIPS: features: Add initial support for Segmentation Control registers
Steven J. Hill
1
-0
/
+4
2014-01-22
MIPS: features: Add initial support for TLBINVF capable cores
Leonid Yegoshin
1
-0
/
+3
2013-09-24
MIPS: cpu-features.h: s/MIPS53/MIPS64/
Maciej W. Rozycki
1
-1
/
+1
2013-09-17
MIPS: Optimize current_cpu_type() for better code.
Ralf Baechle
1
-6
/
+0
2013-08-05
MIPS: oprofile: Fix BUG due to smp_processor_id() in preemptible code.
Ralf Baechle
1
-0
/
+2
2013-07-01
MIPS: Cleanup indentation and whitespace
Tony Wu
1
-16
/
+16
2013-07-01
MIPS: Only set cpu_has_mmips if SYS_SUPPORTS_MICROMIPS
David Daney
1
-1
/
+5
2013-07-01
MIPS: Get rid of MIPS I flag and test macros.
Ralf Baechle
1
-1
/
+10
2013-05-08
MIPS: Build uasm-generated code only once to avoid CPU Hotplug problem
Huacai Chen
1
-0
/
+3
2013-02-21
Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...
Ralf Baechle
1
-0
/
+7
2013-02-19
MIPS: Probe for and report hardware virtualization support.
David Daney
1
-0
/
+4
2013-02-17
MIPS: Add support for the M14KEc core.
Steven J. Hill
1
-0
/
+3
2013-02-15
MIPS: Add printing of ISA version in cpuinfo.
Steven J. Hill
1
-0
/
+13
2013-02-01
MIPS: Whitespace cleanup.
Ralf Baechle
1
-9
/
+9
2012-10-11
MIPS: Add detection of DSP ASE Revision 2.
Steven J. Hill
1
-0
/
+4
2012-10-11
MIPS: perf: Add cpu feature bit for PCI (performance counter interrupt)
Al Cooper
1
-0
/
+4
2012-09-13
MIPS: Replace 'kernel_uses_smartmips_rixi' with 'cpu_has_rixi'.
Steven J. Hill
1
-3
/
+0
2012-09-13
MIPS: Add base architecture support for RI and XI.
Steven J. Hill
1
-0
/
+3
2010-08-05
MIPS: Update comment for cpu_has_clo_clz
Ralf Baechle
1
-1
/
+2
2010-02-27
MIPS: Implement Read Inhibit/eXecute Inhibit
David Daney
1
-0
/
+3
2010-02-02
MIPS: 64-bit: Detect virtual memory size
Guenter Roeck
1
-0
/
+7
2009-09-17
MIPS: Allow kernel use of LL/SC to be separate from the presence of LL/SC.
David Daney
1
-0
/
+3
2009-06-17
MIPS: Allow CPU specific overriding of CP0 hwrena impl bits.
David Daney
1
-0
/
+4
2009-06-17
MIPS: Allow R2 CPUs to turn off generation of 'ehb' instructions.
David Daney
1
-0
/
+4
2009-05-14
MIPS: Enable CLO / CLZ instructions via separate CPU property
Ralf Baechle
1
-0
/
+9
2009-01-11
MIPS: Hook Cavium OCTEON cache init into cache.c
David Daney
1
-0
/
+3
[next]